Patent
Method and circuit arrangement for semiconductor devices with highly integrated LSI technique logic gating circuits
Reads0
Chats0
TLDR
In this paper, the control inputs (SE) provided at the initial gating elements (AVE) of the logic gating circuit (VS) are activated by means of a preceding, externally adjustable signal allocation arrangement (SZA1) and/or gating arrangement (VA) with control signals which remain unconsidered during the definition of the circuit functions.Abstract:
For subsequently influencing the circuit functions of logic gating circuits (VS) combined in semiconductor chips with highly-integrated ALSI technique, the control inputs (SE) additionally provided at the initial gating elements (AVE) of the logic gating circuit (VS) are activated by means of a preceding, externally adjustable signal allocation arrangement (SZA1) and/or gating arrangement (VA) with control signals which remain unconsidered during the definition of the circuit functions and by means of which, if necessary, circuit functions can be replaced or newly formed in the gating circuits (VS) and errored signals can be corrected. If necessary, the externally and internally available input signals are conducted via a second signal allocation arrangement (SZA2) preceding the gating arrangement (VA) in order to obtain, from a small number of input signals (S), a large number of different signals at different control inputs (SE) of the gating circuits.read more
Citations
More filters
Patent
Integrated circuit comprising a standard cell, an application cell and a test cell
TL;DR: In this article, an integrated circuit comprising a standard cell (4), an application cell (2) and a test cell (3) is described, providing a branching means for replacing an instruction at least to the program memory by an erroneous instruction of replacing previously stored in the integrated circuit in response to determined state of at least some of communication links.
References
More filters
Patent
On-chip monitor
TL;DR: Level sensitive scan design (LSSD) scan strings on an integrated digital logic circuit chip (24) are employed for multiple functions of providing control parameters to logic blocks (110) on the chip, and for providing reconfiguration messages to reconfigification logic (225), in addition to the normal function of transferring test data to various portions of the chip.
Patent
Dynamic address translation scheme using orthogonal squares
TL;DR: In this paper, a scheme for swapping bits between words of a memory when a multiple error condition is detected in any word of the memory by a single error correction and multiple error detection system monitoring the memory.
Patent
Amenable logic gate and method of testing.
TL;DR: In this article, a dynamic test method for fault-free production and simplified analysis of sub-chip faults is presented, where the test method is implemented by clocking the two-variable input gates through their respective sixteen Boolean functions sequentially and displaying a video map of gate output signals which will conform to a specified pattern when the device is fault free.