scispace - formally typeset
Patent

Microprocessor based digital to digital converting dataset

Reads0
Chats0
TLDR
In this article, a microprocessor based, digital to digital converting, full duplex time division multiplexing data set operating in burst mode transmission interfaces a data terminal to a communication path for communicating with another data terminal.
Abstract
A microprocessor based, digital to digital converting, full duplex time division multiplexing data set operating in burst mode transmission interfaces a data terminal to a communication path for communicating with another data terminal. The data set includes a transmitter, a receiver, a controlled transmit/receive switch, digital logic control circuitry, and a microprocessor for communicating with and controlling the other elements thereof. Communication is based on a bipolar code, and bipolar violation encoding is used to signal special messages. Control words, indicated by bipolar violations, are generated within one data set and transmitted to another data set as a preamble to a bipolar violation for communicating information to, and controlling operation of, the other data set. Special start and stop bits are generated by the data set before and after each fixed length data block for clock synchronization and DC balancing, and are stripped from the data clock by the receiving data set. Circuitry is also provided for generating a DC balance bit within each preamble to a bipolar violation. Specific logic circuits and control programs cooperate in providing system operation.

read more

Citations
More filters
Patent

Transmit/receive switch for 10BASE-T home network

TL;DR: In this paper, an apparatus and method for providing 10BASE-T Ethernet compatible data communications between multiple network elements, such as computers, computer peripherals, computerized appliances, and the like, over a two wire residential phone line is described.
Patent

System for controllably eliminating bits from packet information field based on indicator in header and amount of data in packet buffer

TL;DR: In this article, buffer memory overflow control is realized by controlling the amount of packet data being inputted to the buffer memory in response to the size of the buffer data stored in buffer memory.
Patent

Enhanced universal asynchronous receiver-transmitter

TL;DR: In this article, a universal asynchronous receiver-transmitter (UART) is dislosed which is compatible with an industry standard yet provides additional features such as first-in-first-out (FIFO) registers for both the receiver and transmitter portions of the UART.
Patent

DC balanced 4B/8B binary block code for digital data communications

TL;DR: In this article, a four bit data word is converted into an eight bit code word having a run-length of (0, 1) which includes four binary ones and four binary zeros.
Patent

Zero byte substitution method and apparatus for telecommunications equipment

TL;DR: In this paper, an interface circuit is provided for implementing zero-byte substitution (ZBS) in a channel unit or line card which couples a digital subscriber line, such as a basic or primary rate Integrated Services Digital Network (ISDN) line, to a T1 network or other digital transmission facility.
References
More filters
Patent

Asynchronous communication interface adaptor

TL;DR: An integrated circuit asynchronous communications interface adapter (ACIA) as discussed by the authors includes circuitry on a semiconductor chip for interfacing with a bidirectional data bus of a microcomputer, which is used for data transmission between the microcomputer data bus and a transmit data register and a read data register on the ACIA chip.
Patent

Asynchronous bidirectional direct serial interface linking a programmable machine function controller and a numerical control

TL;DR: In this article, an interface for serially transmitting single-bit contact information between a programmable machine function controller and another numerical control is proposed, where the contact interface is divided into a machine controller interface and a numerical control interface.
Journal ArticleDOI

Network problem-determination aids in microprocessor-based modems

TL;DR: In this paper, the authors describe the design objectives, implementation decisions, and design rationale for implementing these characteristics in the IBM 3863, 3864, and 3865 family of data modems.
Patent

Duplex data transmission modem utilizing an injected tone for shifting power within the transmit spectrum

TL;DR: In this article, a full duplex communication system with both a call originate mode and a call answer mode of operation is considered, and means for injecting a carrier frequency F6 in the outgoing data transmission path are provided.
Patent

Solid-state modem control

TL;DR: In this paper, a plurality of solid-state one-shot, logic gates and JK flipflops are used to provide a compact modem control having improved reliability of operation.