scispace - formally typeset
Patent

Partially distributed method for clock synchronization

Reads0
Chats0
TLDR
In this article, three types of clock synchronization methods are described, which are based on the idea that randomly selected M processors out of the total N processors cooperate to adjust the controllable clock circuits of all processors in the distributed system.
Abstract
In a distributed system comprising a plurality of processors coupled to one another, each processor comprises a controllable clock circuit which indicates a local time. Clock synchronization methods are based on the idea in which randomly selected M processors out of the total N processors cooperate to adjust the controllable clock circuits of all processors in the distributed system. Three types of methods are described. In a first one of the methods, all processors randomly selects M processors, respectively, at time instants which are different from one another, and each processor adjusts its own controllable clock circuit to an average of the local times of the selected M processors. In a second method, each processor transmits its own local time to randomly selected M processors and adjusts its own controllable clock circuit to the average of received local times. In a third method, all processors adjust their controllable clock circuits to the average of received local times issued by randomly selected M processors. Fault tolerance against each processor is taken into account in their methods. Their methods can be applied to a sufficient large distributed system because of a small number of messages exchanged among processors.

read more

Citations
More filters
Patent

Integrated multi-media production and authoring system

TL;DR: In this article, a real-time network referred to as an "AV LAN" is defined, where a number of shared multi-media production resource devices are connected to the AV LAN through an interface unit known as a device translator.
Patent

Methods and apparatus for recording write requests directed to a data store

TL;DR: In this article, a storage management device records write requests that are directed to a data store and maintains, for each first database table, at least one record in a second database table.
Patent

Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units

TL;DR: In this article, a method and system for self-timed processing with a functional unit is described, where a timing of the operation execution is simulated with a tracking element, and a tracking signal is output.
Patent

Systems and methods for providing a modification history for a location within a data store

TL;DR: A storage management device can receive a request for a modification history for a location within a data store, determine one or more times at which at least a portion of data stored at the location was modified.
Patent

Data storage system

TL;DR: In this paper, a data storage system includes at least a target mode driver, a data classifier, a plurality of storage buffers, and a physical store interface in communication with the plurality of I/O managers.
References
More filters
Journal ArticleDOI

Synchronizing clocks in the presence of faults

TL;DR: Three algorithms for maintaining clock synchrony in a distributed multiprocess system where each process has its own clock work in the presence of arbitrary clock or process failures, including “two-faced clocks” that present different values to different processes.
ReportDOI

An Election Algorithm for a Distributed Clock Synchronization Program

TL;DR: The election algorithm that guarantees the reliability of TEMPO, a distributed clock synchronizer running on Berkeley UNIX 4.3BSD systems, is described.
Patent

Decentralized synchronization of clocks

TL;DR: In this paper, the authors propose a method for resynchronizing clocks in a distributed computing system in the presence of faults, where the condition to be renewed guarantees that all clocks of correct processors never deviate by more than some maximum amount.
Patent

Distributed timing system

TL;DR: In this article, a timing system for distributing clock signals in a synchronous processing system having plural processing sections, including a central clock circuit and a plurality of section clock circuits, each section clock circuit being located in and associated with a different one of the processing sections.
Patent

Distributed clock synchronization in a digital data switching system

TL;DR: In this paper, a clock synchronization system in a digital data switching system, such as a digital PBX, has been proposed, where a local clock generating timing signals at a frequency greater than a nominal frequency, a circuit for lowering the local clock frequency and a comparator coupled to a second clock operating substantially at the nominal frequency for activating the lowering circuit so that the Local Clock is synchronized with the second clock.