Patent
Phase-locked loop having separate smoothing and loop filters
Reads0
Chats0
TLDR
In this article, the smoothing filter is separated from the loop filter, and the time constants of smoothing filters and loop filters can be set independently and with precision with precision.Abstract:
A PLL comprising a phase comparator circuit for detecting the phase of a pulse signal based upon the input signal and the phase of a pulse signal based upon the output signal, a smoothing filter for smoothing the output of the phase comparator circuit, a loop filter for controlling the oscillation frequency on the basis of the smoothing filter, and a voltage controlled oscillator circuit for sending out the output signal having a frequency corresponding to the voltage based upon the output of the loop filter. Since the smoothing filter is separated from the loop filter, time constants of the smoothing filter and the loop filter can be set independently and with precision. If the time constant of the smoothing filter is chosen to be extremely small, for example, the time constant of the phase-locked loop is defined by the time constant of the loop filter. It is thus possible to define the time constant of the phase-locked loop by only selecting the time constant of the loop filter. Further it is possible to both suppress the jitter of the phase-locked loop and reduce the frequency ripple, for example.read more
Citations
More filters
Patent
Lock detector for phase locked loops
TL;DR: In this article, a detector circuit for determining whether synchronization lock has been optimally achieved in feedback-type control systems is proposed, where the value of the error signal is less than the magnitude threshold value.
Patent
Pll frequency synthesizer capable of changing an output frequency at a high speed
TL;DR: In this paper, a first-pulse removing circuit is connected between a reference signal generator and a phase-frequency comparator to remove data indicative of a first pulse number for a first predetermined cycle.
Patent
Tamper-evident closure
TL;DR: In this paper, a tamper-evident closure for α container is provided, which comprises a first portion (25, 30, 37) including inner (25) and outer (30) parts, and a second portion (20, 36).
Patent
Variable frequency system having linear combination of charge pump and voltage controlled oscillator
TL;DR: In this paper, a phase-locked loop system with a variable gain charge pump and a non-linear voltage controlled oscillator (VCO) was considered. But the gain function of the variable gain pump was not defined.
Patent
Phase-frequency lock detector
TL;DR: In this article, a method and circuitry for detecting phase and frequency-lock to a reference frequency with minimal hardware and power dissipation is presented. But the method is limited to a PLL with a coarse lock detector and a fine lock detector.
References
More filters
Patent
Temporal pixel clock synchronization system
TL;DR: In this paper, a temporal pixel clock synchronization system with jitter correction for an optical scanning system having a continuously running pixel clock source, circuitry for generating timing error signals having an amplitude representing any phase error between start of scan and start of pixel count pulses, and circuitry, including a switched filter circuit with two storage elements for each facet of the polygon of the system, was presented.
Journal ArticleDOI
Transmission Design Criteria for a Synchronous Token Ring
TL;DR: The transmission design criteria and limiting factors of an experimental synchronous token ring implemented at the IBM Zurich Research Laboratory are discussed, and the various procedures for guaranteeing high reliability are outlined.
Patent
High speed phase locked loop frequency synthesizer
TL;DR: In this paper, a phase locked looped type frequency synthesizer utilizing a source of a reference signal comprising a voltage controlled oscillator and a phase detector which receives the reference signal and compares that to the output signal of the voltage control oscillator after suitable division by a programmable divider.
Patent
Phase-locked loop with reduced frequency modulation
TL;DR: In this article, a phase-locked loop provides an output frequency, locked to a multiple N of a reference frequency, responsive to a frequency-control voltage supplied to the output-frequency-generating voltage-controlled oscillator from the output of a differential amplifier.
Patent
Document classification device
Satou Masa,Kadoi Haruo +1 more
TL;DR: In this article, the authors proposed to reliably ensure the security of documents by opening the sheet acceptance port of bin tray storage containers only when they are connected to a main body, which can safely provided the generated document information to specific receivers while maintaining the security status exclusively.