Proceedings ArticleDOI
WARPED: a time warp simulation kernel for analysis and application development
Dale E. Martin,T.J. McBrayer,Philip A. Wilsey +2 more
- Vol. 1, pp 383-386
TLDR
WARPED is a publically-available time warp simulation kernel for experimentation and application development that supports LP (logical process) clustering, various time warp algorithms and several optimizations that dynamically adjust simulation parameters.Abstract:
WARPED is a publically-available time warp simulation kernel for experimentation and application development. The kernel defines a standard interface to the application developer and is designed to provide a highly configurable environment for the integration of time warp optimizations. It is written in C++, uses the MPI (Message Passing Interface) standard and shared memory for communication, and executes on a variety of platforms including a network of SUN workstations, a SUN SMP workstation, the IBM SP1/SP2 multiprocessors, the Intel Paragon and IBM-compatible PCs running Linux. WARPED is distributed with several applications and includes a sequential kernel implementation for comparative analysis. The kernel supports LP (logical process) clustering, various time warp algorithms and several optimizations that dynamically adjust simulation parameters.read more
Citations
More filters
Journal ArticleDOI
JiST: an efficient approach to simulation using virtual machines†
TL;DR: A new approach for constructing simulators that leverages virtual machines and combines advantages from the traditional systems‐based and language‐based simulator designs is proposed, and JiST, a Java‐based simulation system, is introduced.
An efficient, unifying approach to simulation using virtual machines
Zygmunt J. Haas,Rimon Barr +1 more
TL;DR: This dissertation proposes a new approach for constructing simulators that leverages virtual machines and thus combines the advantages of both the traditional systems-based and language-based approaches to simulator construction, and presents JiST, a Java-based simulation engine that exemplifies virtual machine- based simulation.
Journal ArticleDOI
JiST: an efficient approach to simulation using virtual machines: Research Articles
TL;DR: JiST is introduced, a Java-based simulation system that executes discrete event simulations both efficiently and transparently by embedding simulation semantics directly into the Java execution model.
Proceedings ArticleDOI
Unsynchronized parallel discrete event simulation
TL;DR: It is argued that significant performance gains can be made by reconsidering this definition of causality to decide if the parallel simulation needs to preserve causality and investigates the feasibility of unsynchronized parallel simulation through the use of several queuing model simulations.
Proceedings ArticleDOI
A Well-Balanced Time Warp System on Multi-Core Environments
TL;DR: Results show that the distributed queue global schedule mechanism can effectively decrease rollback rate and balance the workloads at a low event scheduling cost for Time Warp system on multi-core platforms; the STM-based shared attribute access mechanism prominently outperforms the conventional "pull" mechanism onMulti-core Platforms.
References
More filters
Journal ArticleDOI
Virtual time
TL;DR: Virtual time is a new paradigm for organizing and synchronizing distributed systems which can be applied to such problems as distributed discrete event simulation and distributed database concurrency control.
Journal ArticleDOI
Parallel discrete event simulation
TL;DR: This article deals with the execution of a simulation program on a parallel computer by decomposing the simulation application into a set of concurrently executing processes and introduces interesting synchronization problems that are at the heart of the PDES problem.
Skjellum using mpi: portable parallel programming with the message-passing interface
William Gropp,Ewing Lusk +1 more
Book
VHDL: Analysis and Modeling of Digital Systems
TL;DR: The new second edition of the authoritative reference engineers need to guide them through the use of VHDL hardware description language in the analysis, simulation, and modeling of complicated microelectronic circuits is released, including new chapters on design flow, interfacing, modeling, and timing.