scispace - formally typeset
Search or ask a question

Showing papers on "Divisor published in 1969"



Journal ArticleDOI
TL;DR: In this paper, it was shown that the principal class of discriminant discriminant d represents primitively exactly one divisor of d (besides 1) in a certain set of those divisors.

24 citations


Patent
Hugh M Sierra1
25 Apr 1969
TL;DR: In this paper, an approach for obtaining the reciprocal of a number and the quotient of two numbers is presented, where the dividend and divisor are supplied to an array of combinatorial logic, the output of which is a group of polynomials having positive and negative terms.
Abstract: Apparatus and method for obtaining the reciprocal of a number and the quotient of two numbers is disclosed. The dividend and divisor, after left justification of the most significant ''''one'''' of each, are supplied to an array of combinatorial logic, the output of which is a group of polynomials having positive and negative terms. Arithmetic means are provided for subtracting the negative terms of the polynomials from the positive terms thereof to obtain the reciprocal of the divisor. This reciprocal may thereafter be multiplied by the dividend by well-known multiplication means to form the desired quotient. The apparatus and method perform the described arithmetic functions according to a flow-through scheme, where a flow-through scheme is defined as a scheme not requiring iterative techniques.

23 citations


Patent
G Wang1
01 Jul 1969
TL;DR: In this paper, an asynchronous binary divider consisting of an array of identical logic cells is described, and the array is connected to divisor, dividend, quotient and remainder registers.
Abstract: This disclosure describes an asynchronous binary divider formed of an array of identical logic cells. Each cell includes a single bit binary subtractor and a selection gate. The array is connected to divisor, dividend, quotient and remainder registers. Divisor and dividend numbers are read into the divisor and dividend registers, respectively. The array of identical logic cells performs the division in parallel asynchronously and places the results of the division in the quotient and remainder registers for subsequent readout.

11 citations