scispace - formally typeset
A

Anshu Gaur

Researcher at Indian Institute of Technology Kanpur

Publications -  33
Citations -  3306

Anshu Gaur is an academic researcher from Indian Institute of Technology Kanpur. The author has contributed to research in topics: Carbon nanotube & Thin-film transistor. The author has an hindex of 16, co-authored 29 publications receiving 3214 citations. Previous affiliations of Anshu Gaur include Applied Materials & University of Illinois at Urbana–Champaign.

Papers
More filters
Journal ArticleDOI

Solution Casting and Transfer Printing Single-Walled Carbon Nanotube Films

TL;DR: In this paper, the authors present methods for solution casting and transfer printing collections of individual single-walled carbon nanotubes (SWNTs) onto a wide range of substrates, including plastic sheets.
Journal ArticleDOI

High‐Performance n‐ and p‐Type Single‐Crystal Organic Transistors with Free‐Space Gate Dielectrics

TL;DR: In this paper, the optical densities of the index matched coated spheres in a toluene/ethanol mixture and an appropriate reference dye in methanol were closely matched at the wavelength of excitation.
Journal ArticleDOI

Polymer Imprint Lithography with Molecular-Scale Resolution

TL;DR: In this paper, small diameter, single-walled carbon nanotubes can serve as templates for performing polymer imprint lithography with feature sizes as small as 2 nm − comparable to the size of an individual molecule.
Journal ArticleDOI

Guided growth of large-scale, horizontally aligned arrays of single-walled carbon nanotubes and their use in thin-film transistors.

TL;DR: The ability to build high-performance devices of this type suggests significant promise for large-scale aligned arrays of SWNTs in electronics, sensors, and other applications.
Journal ArticleDOI

p-Channel, n-Channel Thin Film Transistors and p−n Diodes Based on Single Wall Carbon Nanotube Networks

TL;DR: In this paper, the authors demonstrate the use of arrays of networks of single wall carbon nanotubes (SWNTs) and electrical breakdown procedures for building thin film transistors (TFTs) that have good, reproducible performance and high current output.