A
Antoni Roca
Researcher at Polytechnic University of Catalonia
Publications - 32
Citations - 382
Antoni Roca is an academic researcher from Polytechnic University of Catalonia. The author has contributed to research in topics: Network on a chip & Network topology. The author has an hindex of 10, co-authored 32 publications receiving 368 citations. Previous affiliations of Antoni Roca include University of Valencia & Open University of Catalonia.
Papers
More filters
Proceedings ArticleDOI
Reactive clocks with variability-tracking jitter
Jordi Cortadella,Luciano Lavagno,Pedro Lopez,Marc Lupon,Alberto Moreno,Antoni Roca,Sachin S. Sapatnekar +6 more
TL;DR: This paper presents and analyzes a Reactive Clocking scheme with Variability-Tracking Jitter (RClk) that uses variability as an opportunity to reduce power by continuously adjusting the clock frequency to the varying environmental conditions, and thus, reduces guardband margins significantly.
Journal ArticleDOI
A low-latency modular switch for CMP systems
TL;DR: This paper identifies the switch components that limit the switch frequency: the arbiter, and proposes new pipelined switch designs focused in reducing the switch latency.
Journal ArticleDOI
Reduced decoder complexity and latency in pixel-domain Wyner–Ziv video coders
TL;DR: Experimental results show that, by using the RA algorithm, the number of bit requests over the feedback channel are significantly reduced—and hence, the decoder complexity and the latency—are significantly reduced, and a very near-to-optimal rate-distortion performance is maintained.
Proceedings Article
A distortion control algorithm for pixel-domain Wyner-ZIV vide coding
TL;DR: A model of the coding distortion introduced by pixel-domain WynerZiv video coders is presented and it is shown how the model can be used to select the quantization step size of each video frame so that a target distortion can approximately be met.
Proceedings ArticleDOI
DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS
TL;DR: This paper presents a distributed switch architecture that exploits in the best way the structure of the FPGA and achieves significant area/delay savings when compared to baseline switch architectures; more than 50% increase in operating frequency is achieved for similar area.