C
Chien-Yu Hsieh
Researcher at National Chiao Tung University
Publications - 12
Citations - 159
Chien-Yu Hsieh is an academic researcher from National Chiao Tung University. The author has contributed to research in topics: Static random-access memory & Schmitt trigger. The author has an hindex of 5, co-authored 12 publications receiving 147 citations.
Papers
More filters
Journal ArticleDOI
Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability—A Model-Based Approach
TL;DR: Compared with the 6T cell, this paper indicates that 4TSRAM cells exhibit a better nominal READ static noise margin (RSNM) because of the reduced READ disturb, and for WRITE operation, 4T SRAM cells exhibits a superior WSNM, whereas the design margin between WRITE time and WRITE disturb needs to be carefully examined to ensure an adequate margin considering device variability.
Journal ArticleDOI
FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics
TL;DR: In this article, the impacts of intrinsic process variations and negative bias temperature instability (NBTI)/positive BTI (PBTI)-induced time-dependent variations on the stability/variability of 6T FinFET static random access memory (SRAM) cells with various surface orientations and gate dielectrics were analyzed.
Journal ArticleDOI
Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs
TL;DR: Results indicate that even at the worst corner, two of the proposed cells can provide sufficient margin of μ/σ ratio, and compared with previously reported 10 T Schmitt Trigger sub-threshold SRAM cells, the proposed Cells exhibit comparable or better RSNM, higher density, and lower Standby leakage current.
Patent
Schmitt trigger-based finfet sram cell
TL;DR: In this paper, a Schmitt trigger-based 8-FinFET static random access memory (SRAM) cell was proposed, which can save chip area and raise chip density.
Patent
Independently-controlled-gate SRAM
TL;DR: In this paper, an IG 7T FinFET SRAM is proposed, which adopts independently-controlled-gate super-high-V T Fin-FETs to achieve a stacking-like property, whereby to eliminate the read disturb and half select disturb.