scispace - formally typeset
M

Ming-Long Fan

Researcher at National Chiao Tung University

Publications -  68
Citations -  680

Ming-Long Fan is an academic researcher from National Chiao Tung University. The author has contributed to research in topics: Subthreshold conduction & Static random-access memory. The author has an hindex of 14, co-authored 68 publications receiving 609 citations.

Papers
More filters
Journal ArticleDOI

Analysis of Single-Trap-Induced Random Telegraph Noise and its Interaction With Work Function Variation for Tunnel FET

TL;DR: In this article, the impacts of a single acceptor-type and donor-type interface trap induced random telegraph noise (RTN) on tunnel FET (TFET) devices and its interaction with work function variation (WFV) using atomistic 3-D TCAD simulations were analyzed.
Journal ArticleDOI

Investigation and Comparison of Work Function Variation for FinFET and UTB SOI Devices Using a Voronoi Approach

TL;DR: In this paper, the impact of work function variation on FinFET and ultrathin body (UTB) silicon-on-insulator (SOI) devices was investigated and compared.
Journal ArticleDOI

Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability—A Model-Based Approach

TL;DR: Compared with the 6T cell, this paper indicates that 4TSRAM cells exhibit a better nominal READ static noise margin (RSNM) because of the reduced READ disturb, and for WRITE operation, 4T SRAM cells exhibits a superior WSNM, whereas the design margin between WRITE time and WRITE disturb needs to be carefully examined to ensure an adequate margin considering device variability.
Journal ArticleDOI

Analysis of Single-Trap-Induced Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits

TL;DR: In this paper, the impact of single-charged-trap-induced random telegraph noise (RTN) on FinFET devices in tied-and independent-gate modes, 6T static random access memory (SRAM) cell stability, and several basic logic circuits is evaluated through 3-D atomistic TCAD simulation.
Journal ArticleDOI

FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics

TL;DR: In this article, the impacts of intrinsic process variations and negative bias temperature instability (NBTI)/positive BTI (PBTI)-induced time-dependent variations on the stability/variability of 6T FinFET static random access memory (SRAM) cells with various surface orientations and gate dielectrics were analyzed.