scispace - formally typeset
D

Debiprasad Priyabrata Acharya

Researcher at National Institute of Technology, Rourkela

Publications -  57
Citations -  571

Debiprasad Priyabrata Acharya is an academic researcher from National Institute of Technology, Rourkela. The author has contributed to research in topics: Phase-locked loop & Phase noise. The author has an hindex of 13, co-authored 54 publications receiving 475 citations. Previous affiliations of Debiprasad Priyabrata Acharya include Indian Institute of Technology Bhubaneswar.

Papers
More filters
Proceedings ArticleDOI

Performance analysis and design of wideband CMOS voltage controlled ring oscillator

TL;DR: In this paper, a two-stage and three-stage VCRO based on fully differential delay cells is proposed and evaluated using GPDK 90 nm CMOS technology, and the phase noise is improved by cascading more number of stages at the cost of more power consumption.
Journal ArticleDOI

A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO

TL;DR: In this paper, a multiobjective optimization technique based on infeasibility driven evolutionary algorithm is used to minimize the power and the phase noise of the circuit at its schematic and physical level.
Proceedings ArticleDOI

Bacteria Foraging Based Independent Component Analysis

TL;DR: It is observed that the proposed BFOICA algorithm overcomes the long standing permutation ambiguity and recovers the independent components in a fixed order which depends on the statistical characteristics of the signals to be estimated.
Journal ArticleDOI

A Review of Independent Component Analysis Techniques and their Applications

TL;DR: Different ICA algorithms from their basics to their potential applications are presented to serve as a comprehensive single source for an inquisitive researcher to carry out his work in this field.
Journal ArticleDOI

A high stable 8T-SRAM with bit interleaving capability for minimization of soft error rate

TL;DR: The proposed highly stable 8T-SRAM cell is capable to be arranged in a bit-interleaving fashion which can then use a conventional error correction code (ECC) to correct the single bit error caused by the exposer to cosmic radiation.