scispace - formally typeset
D

Dinesh K. Sharma

Researcher at Indian Institute of Technology Bombay

Publications -  153
Citations -  1871

Dinesh K. Sharma is an academic researcher from Indian Institute of Technology Bombay. The author has contributed to research in topics: CMOS & Voltage. The author has an hindex of 22, co-authored 150 publications receiving 1611 citations. Previous affiliations of Dinesh K. Sharma include Indian Institutes of Technology & Tata Institute of Fundamental Research.

Papers
More filters
Journal ArticleDOI

A high-voltage circuit for driving liquid-crystal displays

TL;DR: A circuit which can be used as a driver for large multiplexed liquid-crystal displays and is compatible with standard CMOS on SOS processing is described.
Journal ArticleDOI

Consumer acceptance of social recommender systems in India

TL;DR: This study aims to qualitatively explore consumers' motives to accept SRS in e-commerce websites, and presents a conceptual model on consumer's acceptance of social recommendations.
Journal ArticleDOI

Efficacy and safety of citalopram versus amitriptyline in the treatment of major depression

TL;DR: Citalopram is effective in the treatment of major depression at the dosages range of 20–60 mg/day and its efficacy is equivalent to that of standard tricyclic antidepressants such as amitriptyline, with a substantially better tolerability profile.
Proceedings ArticleDOI

A Feed-Forward Equalizer for Capacitively Coupled On-Chip Interconnect

TL;DR: An improved transmitter with a 1-tap feed-forward equalizer in addition to capacitive pre-emphasis is shown and a design method for finding the transmitter design parameters using scrupulously chosen bit vectors is presented.
Proceedings ArticleDOI

Drain extended MOS device design for integrated RF PA in 28nm CMOS with optimized FoM and ESD robustness

TL;DR: In this paper, the authors explore drain extended MOS (DeMOS) device design guidelines for an area scaled, ESD robust integrated radio frequency power amplifier (RF PA) for advanced system-on-chip applications in 28nm node CMOS.