F
F. Salgado
Researcher at University of Minho
Publications - 26
Citations - 146
F. Salgado is an academic researcher from University of Minho. The author has contributed to research in topics: Field-programmable gate array & Reconfigurable computing. The author has an hindex of 6, co-authored 26 publications receiving 117 citations.
Papers
More filters
Journal ArticleDOI
A 6LoWPAN Accelerator for Internet of Things Endpoint Devices
TL;DR: An IPv6 over low power wireless personal area networks (6LoWPAN) accelerator for the IP-based IoT networks is presented, which is able to process and filter IPv6 packets received by an IEEE 802.15.4 radio transceiver without interrupting the microcontroller.
Journal ArticleDOI
CUTE Mote, A Customizable and Trustable End-Device for the Internet of Things
TL;DR: A heterogeneous architecture that targets low-end and resource constrained IoT devices, combining a hardcore microcontroller unit (MCU) and a reconfigurable computing unit (RCU) with an IEEE 802.15.4 radio transceiver is proposed.
Journal ArticleDOI
Task-Aware Interrupt Controller: Priority Space Unification in Real-Time Systems
TL;DR: This work presents a hardware approach to the problem of unifying the priority space at the interrupt handling subsystem, and shows how it is minimally intrusive at hardware architecture level and provides benefits beyond the capabilities of previous approaches.
Journal ArticleDOI
Building IEEE 802.15.4 Accelerators for Heterogeneous Wireless Sensor Nodes
TL;DR: An IEEE 802.15.4 accelerator for heterogeneous wireless sensor systems that target the Internet of Things sensing applications, which include on the same node, field-programmable gate array technology beside a microcontroller provided with wireless connectivity, is proposed.
Journal ArticleDOI
Towards hardware embedded virtualization technology: architectural enhancements to an ARM SoC
TL;DR: The use cases of embedded virtualization are analyzed, justifying the reasoning for hardware-supported virtualization, and the research roadmap towards a hardware-complete Hypervisor is described.