F
F. Sano
Researcher at Toshiba
Publications - 10
Citations - 1113
F. Sano is an academic researcher from Toshiba. The author has contributed to research in topics: CMOS & BiCMOS. The author has an hindex of 8, co-authored 10 publications receiving 1101 citations.
Papers
More filters
Journal ArticleDOI
A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme
Tadahiro Kuroda,T. Fujita,Shinji Mita,Tetsu Nagamatsu,S. Yoshioka,Kojiro Suzuki,F. Sano,M. Norishima,M. Murota,M. Kako,M. Kinugawa,Masakazu Kakumu,Takayasu Sakurai +12 more
TL;DR: This two-dimensional 8/spl times/8 discrete cosine transform (DCT) core processor for portable multimedia equipment with HDTV-resolution in a 0.3 /spl mu/m CMOS triple-well double-metal technology operates at 150 MHz from a 09 V power supply and consumes 10 mW, only 2% power dissipation of a previous 3.3 V DCT.
Journal ArticleDOI
Variable supply-voltage scheme for low-power high-speed CMOS digital design
Tadahiro Kuroda,Kojiro Suzuki,Shinji Mita,T. Fujita,F. Yamane,F. Sano,A. Chiba,Yohji Watanabe,K. Matsuda,T. Maeda,Takayasu Sakurai,Tohru Furuyama +11 more
TL;DR: In this paper, a variable supplyvoltage (VS) scheme was proposed to automatically generate minimum internal supply voltages by feedback control of a buck converter, a speed detector, and a timing controller so that they meet the demand on its operation frequency.
Journal ArticleDOI
A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme
M. Takahashi,M. Hamada,M. Hamada,Tsuyoshi Nishikawa,Tsuyoshi Nishikawa,Hideho Arakida,Yoshiro Tsuboi,T. Fujita,T. Fujita,Fumitoshi Hatori,Shinji Mita,Kojiro Suzuki,A. Chiba,T. Terazawa,F. Sano,Yohji Watanabe,H. Momose,Kimiyoshi Usami,Mutsunori Igarashi,Takashi Ishikawa,Masahiro Kanazawa,Tadahiro Kuroda,Tohru Furuyama +22 more
TL;DR: This MPEG4 video codec implements essential functions in the MPEG4 committee draft by using a 16b RISC processor that provides software programmability and three-step hierarchical motion estimation reduces power dissipation.
Proceedings ArticleDOI
A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS
Kazuhiro Suzuki,Shinji Mita,T. Fujita,F. Yamane,F. Sano,A. Chiba,Yohji Watanabe,K. Matsuda,T. Maeda,Tadahiro Kuroda +9 more
TL;DR: In this article, a 300 MIPS/W RISC core processor with variable supplyvoltage (VS) scheme in variable threshold-voltage CMOS (VTCMOS) is presented.
Proceedings ArticleDOI
200 MHz video compression macrocells using low-swing differential logic
Masataka Matsui,Hiroyuki Hara,Katsuhiro Seta,Y. Uetani,Lee-Sup Kim,Tetsu Nagamatsu,Takayoshi Shimazawa,Shinji Mita,G. Otomo,T. Oto,Yohji Watanabe,F. Sano,A. Chiba,K. Matsuda,Takayasu Sakurai +14 more
TL;DR: Low-swing differential logic is used to realise fully dedicated macrocells operating at more than 100 MHz, having reasonable power consumption and chip size small enough for consumer applications.