H
Hao Chen
Researcher at University of Alberta
Publications - 5
Citations - 364
Hao Chen is an academic researcher from University of Alberta. The author has contributed to research in topics: Logic gate & Computational complexity theory. The author has an hindex of 5, co-authored 5 publications receiving 324 citations.
Papers
More filters
Journal ArticleDOI
A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation
TL;DR: The proposed stochastic approach is scalable for analyzing large circuits and can further account for various fault models as well as calculating the soft error rate (SER), supported by extensive simulations and detailed comparison with existing approaches.
Journal ArticleDOI
Reliability evaluation of logic circuits using probabilistic gate models
TL;DR: A probabilistic gate model (PGM) is presented, which relates the output probability to the error and input probabilities of an unreliable logic gate and is shown that the modular PGM approach provides highly accurate results with a moderate computational complexity.
Proceedings ArticleDOI
Stochastic computational models for accurate reliability evaluation of logic circuits
TL;DR: A computational approach using the stochastic computational models (SCMs) accurately determines the reliability of a circuit with its precision only limited by the random fluctuations inherent in the representation of random binary bit streams.
Journal ArticleDOI
On the Reliability of Computational Structures Using Majority Logic
TL;DR: Analysis of analytical models developed show that the increased probability of error in nanoscale devices may impose serious constraints on the reliability of emerging nanoelectronic circuits, as well as their fault-tolerant counterparts.
Proceedings ArticleDOI
A Transistor-Level Stochastic Approach for Evaluating the Reliability of Digital Nanometric CMOS Circuits
TL;DR: This paper proposes a more accurate and scalable approach that utilizes a transistor-level stochastic analysis for digital fault modeling that accounts for very detailed measures, including the probability of failure of individual transistors, the topology of logic gates, timing sequences and the applied input vectors.