J
Jatin Chhugani
Researcher at Intel
Publications - 81
Citations - 5008
Jatin Chhugani is an academic researcher from Intel. The author has contributed to research in topics: SIMD & Rendering (computer graphics). The author has an hindex of 28, co-authored 80 publications receiving 4728 citations. Previous affiliations of Jatin Chhugani include IBM & Johns Hopkins University.
Papers
More filters
Patent
Systems and methods for generating virtual contexts
TL;DR: In this article, a simulation module coupled with an access module can process the environment image to identify placement areas within the image, and an imaging module may merge an item image with the image and filter the merged image in an erosion area.
Patent
Garment simulation using thread and data level parallelism
TL;DR: In this paper, the authors present a technique for 3D garment simulation using parallel computing, where an access module can be configured to access a three-dimensional garment model of a garment, which can include garment points that represent a surface of the garment.
Patent
Systems and methods for generating virtual contexts from three dimensional models
TL;DR: In this article, the authors present a technique for generating and presenting images of items within user selected context images, where an access module can be configured to receive a first environment model and a first wearable item model.
Patent
Texture Unit for General Purpose Computing
Victor W. Lee,Mikhail Smelyanskiy,Ganesh Dasika,Jose Gonzalez,Jatin Chhugani,Yen-Kuang Cupertino Chen,Changkyu Kim,Julio Gago,Santiago Galan,Victor Moya Del Barrio +9 more
TL;DR: In this article, a texture unit is used to perform general purpose mathematical computations such as dot products, which enables some general purpose computations and operations to be offloaded from a central processing unit to the texture unit.
Patent
Parallel operation on b+ trees
TL;DR: In this paper, a parallel B+ tree processing module with partitioning and redistribution is described, which includes a set of threads executing a batch of B+tree operations on a B+ trees in parallel.