K
Krit Athikulwongse
Researcher at Georgia Institute of Technology
Publications - 28
Citations - 1044
Krit Athikulwongse is an academic researcher from Georgia Institute of Technology. The author has contributed to research in topics: Three-dimensional integrated circuit & Memory bandwidth. The author has an hindex of 14, co-authored 25 publications receiving 990 citations. Previous affiliations of Krit Athikulwongse include Thailand National Science and Technology Development Agency & NECTEC.
Papers
More filters
Proceedings ArticleDOI
A study of Through-Silicon-Via impact on the 3D stacked IC layout
TL;DR: A new force-directed 3D gate-level placement that efficiently handles TSV usage, and an algorithm that assigns TSVs to nets to complete routing that involves TSVs are presented.
Book ChapterDOI
3D-MAPS: 3D Massively parallel processor with stacked memory
Dae Hyun Kim,Krit Athikulwongse,Michael B. Healy,Mohammad M. Hossain,Moongon Jung,Ilya Khorosh,Gokul Kumar,Young-Joon Lee,Dean L. Lewis,Tzu-Wei Lin,Chang Liu,Shreepad Panth,Mohit Pathak,Minzhen Ren,Guanhao Shen,Taigon Song,Dong Hyuk Woo,Xin Zhao,Joungho Kim,Ho Choi,Gabriel H. Loh,Hsien-Hsin Lee,Sung Kyu Lim +22 more
TL;DR: 3D-MAPS (3D Massively Parallel Processor with Stacked Memory) is a two-tier 3D IC, where the logic die consists of 64 general-purpose processor cores running at 277MHz, and the memory die contains 256KB SRAM.
Proceedings ArticleDOI
TSV stress aware timing analysis with applications to 3D-IC layout optimization
TL;DR: Systematic TSV stress aware timing analysis is proposed and it is shown that stress-aware perturbation could reduce cell delay by up to 14.0% and critical path delay by 6.5% in a test case.
Proceedings ArticleDOI
Stress-driven 3D-IC placement with TSV keep-out zone and regularity study
TL;DR: This paper proposes a new TSV stress-driven force-directed 3D placement that consistently provides placement result with, on average, 21.6% better worst negative slack (WNS) and 28.0% better total negative slack than wirelength-driven placement.
Proceedings ArticleDOI
Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory
Michael B. Healy,Krit Athikulwongse,Rohan Goel,Mohammad M. Hossain,Dae Hyun Kim,Young-Joon Lee,Dean L. Lewis,Tzu-Wei Lin,Chang Liu,Moongon Jung,Brian Ouellette,Mohit Pathak,Hemant Sane,Guanhao Shen,Dong Hyuk Woo,Xin Zhao,Gabriel H. Loh,Hsien-Hsin S. Lee,Sung Kyu Lim +18 more
TL;DR: The design and analysis of3D-MAPS, a 64-core 3D-stacked memory-on-processor running at 277 MHz with 63 GB/s memory bandwidth, sent for fabrication using Tezzaron's 3D stacking technology is described.