L
L. Bolzani
Researcher at The Catholic University of America
Publications - 38
Citations - 304
L. Bolzani is an academic researcher from The Catholic University of America. The author has contributed to research in topics: Fault detection and isolation & System on a chip. The author has an hindex of 8, co-authored 32 publications receiving 292 citations. Previous affiliations of L. Bolzani include Polytechnic University of Turin.
Papers
More filters
Journal ArticleDOI
A new hybrid fault detection technique for systems-on-a-chip
Paolo Bernardi,L. Bolzani,Maurizio Rebaudengo,Matteo Sonza Reorda,Fabian Vargas,Massimo Violante +5 more
TL;DR: A new hybrid approach which combines hardening software transformations with the introduction of an Infrastructure IP with reduced memory and performance overheads is proposed, which targets faults affecting the memory elements storing both the code and the data.
Proceedings ArticleDOI
Enabling concurrent clock and power gating in an industrial design flow
TL;DR: A layout-oriented synthesis flow which integrates the two techniques and that relies on leading-edge, commercial EDA tools and that achieves runtime leakage reduction by inserting dedicated sleep transistors for each cluster.
Proceedings ArticleDOI
Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits
TL;DR: An analysis methodology and a prototype CAD tool are presented that support the designer in understanding when the joint application of clock gating and power gating may result in significant power savings.
Proceedings ArticleDOI
Hybrid soft error detection by means of infrastructure IP cores [SoC implementation]
TL;DR: This paper proposes to adopt low-cost infrastructure-intellectual-property cores in conjunction with software-based techniques to perform soft error detection and results are reported that show the effectiveness of the proposed approach.
Proceedings ArticleDOI
On-line detection of control-flow errors in SoCs by means of an infrastructure IP core
Paolo Bernardi,L. Bolzani,Maurizio Rebaudengo,Matteo Sonza Reorda,Fabian Vargas,Massimo Violante +5 more
TL;DR: A new approach to detect control-flow errors by exploiting a low-cost infrastructure intellectual property (I-IP) core that works in cooperation with software-based techniques is presented.