M
M. Mondal
Researcher at Rice University
Publications - 12
Citations - 368
M. Mondal is an academic researcher from Rice University. The author has contributed to research in topics: Digital clock manager & Clock skew. The author has an hindex of 10, co-authored 12 publications receiving 339 citations.
Papers
More filters
Proceedings ArticleDOI
Thermally robust clocking schemes for 3D integrated circuits
TL;DR: This work proposes a thermally adaptive 3D clocking scheme that dynamically adjusts the driving strengths of the clock buffers to reduce the clock skew between terminals, leading to much improved clock synchronization and design performance in the 3D realm.
Proceedings ArticleDOI
Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations
TL;DR: The authors develop an analytical model for the probability of failure in buffered global NoC links due to interconnect dishing, and effective channel length variation and study the impact of link failure on the number of cycles required to establish communications in NoC applications.
Proceedings ArticleDOI
Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers
TL;DR: An adaptive circuit technique is presented that senses the temperature of different parts of the clock tree and adjusts the driving strengths of the corresponding clock buffers dynamically to reduce the clock skew, leading to much improved clock synchronization and design performance.
Proceedings ArticleDOI
Parameter-Variation-Aware Analysis for Noise Robustness
TL;DR: Analytical methods - based upon calibration runs in circuit simulators - to determine noise susceptibility in the presence of variations in process, design, and environmental parameters (Leff, VT, VDD, and W) are described.
Journal ArticleDOI
Design of Thermally Robust Clock Trees Using Dynamically Adaptive Clock Buffers
TL;DR: An adaptive circuit technique is presented that senses the temperature of different parts of the clock tree and adjusts the driving strengths of the corresponding clock buffers dynamically to reduce the clock skew, leading to much improved clock synchronization and design performance.