M
Magdy S. Abadir
Researcher at Motorola
Publications - 68
Citations - 938
Magdy S. Abadir is an academic researcher from Motorola. The author has contributed to research in topics: Automatic test pattern generation & PowerPC. The author has an hindex of 19, co-authored 68 publications receiving 907 citations. Previous affiliations of Magdy S. Abadir include University of California, Santa Barbara.
Papers
More filters
Proceedings ArticleDOI
Formal verification of content addressable memories using symbolic trajectory evaluation
TL;DR: This paper describes the verification of two CAMs from a recent PowerPC¿ microprocessor design, a Block Address Translation unit (BAT), and a Branch Target Address Cache unit (BTAC), and uses new Boolean encodings to verify CAMs.
Journal ArticleDOI
Challenges and Trends in Modern SoC Design Verification
TL;DR: This paper provides a tutorial overview of the state-of-the-art in verification of complex and heterogeneous Systems-on-Chip.
Proceedings ArticleDOI
Fault equivalence and diagnostic test generation using ATPG
TL;DR: An efficient algorithm to check whether two faults are equivalent is presented and if they are not equivalent, the algorithm returns a test vector that distinguishes them.
Proceedings ArticleDOI
Automatic generation of assertions for formal verification of PowerPC/sup TM /microprocessor arrays using symbolic trajectory evaluation
TL;DR: A novel method to automate the assertion creation process which improves the efficiency and the quality of array verification and encouraging results on recent P owerPC arrays are presented.
Patent
Design analysis tool for path extraction and false path identification and method thereof
TL;DR: In this paper, a design analysis tool performs path extraction translation and false path identification functions with a conventional automated test pattern generator and timing analysis tools, and checks are made to determine whether or not conditions exist in the path that makes the path false.