M
Marko Hännikäinen
Researcher at Tampere University of Technology
Publications - 128
Citations - 3172
Marko Hännikäinen is an academic researcher from Tampere University of Technology. The author has contributed to research in topics: Wireless sensor network & Wireless network. The author has an hindex of 27, co-authored 128 publications receiving 3061 citations.
Papers
More filters
Book ChapterDOI
Low-Power Wireless Sensor Network Platforms
TL;DR: This chapter describes low-power WSN as a platform for signal processing by presenting the WSN services that can be used as building blocks for the applications and explains the implications of resource constraints and expected performance in terms of throughput, reliability and latency.
Proceedings ArticleDOI
Offline architecture for real-time betting
TL;DR: A novel architecture for real-time betting is presented that disposes of the up-front effort and enables frequent bet announcements and placements during an ongoing event by broadcasting announcements, time-stamping and storing the placements locally, and collecting them after the event has been finished.
Proceedings ArticleDOI
Real-time execution monitoring on multi-processor system-on-chip
TL;DR: This paper presents execution monitor, a versatile monitoring tool implemented in Java, for multi-processor systems-on-chip (MPSoCs), which allows monitoring both the application and the underlying platform in real-time, and also viewing the previously recorded execution trace.
Proceedings ArticleDOI
Remote diagnostics and performance analysis for a wireless sensor network
TL;DR: This approach allows correcting detected problems by identifying the reasons for misbehavior, and has only a small overhead, less than 18 B/min per node in the implementation, allowing the use in bandwidth and energy constrained WSNs.
Proceedings ArticleDOI
Acceleration of Modular Exponentiation on System-on-a-Programmable-Chip
TL;DR: An exponentiation accelerator suited for efficient processing in security protocols using public key schemes, such as TLS and IPsec is presented, implemented on a system-on-a-programmable-chip, partitioned into software control and hardware processing.