P
Per Stenström
Researcher at Chalmers University of Technology
Publications - 251
Citations - 8514
Per Stenström is an academic researcher from Chalmers University of Technology. The author has contributed to research in topics: Cache & Cache coherence. The author has an hindex of 43, co-authored 245 publications receiving 8193 citations. Previous affiliations of Per Stenström include Stanford University & Ericsson.
Papers
More filters
Proceedings ArticleDOI
Simple penalty-sensitive replacement policies for caches
TL;DR: This work extends classic replacement algorithms such as LRU and PLRU to reduce the aggregate miss penalty instead of the miss count, and introduces and evaluates various prediction schemes based on instructions, and broadly inspired from branch predictors.
Proceedings ArticleDOI
Empirical observations regarding predictability in user access-behavior in a distributed digital library system
TL;DR: This technique analyzes whether user access behavior is predictable enough to guess what articles to prefetch or to preload based on access logs from DADS, a digital library system for scientific journal articles developed at DTV, the Technical Knowledge Center of Denmark and finds that prefetching can be used to hide the article transfer latency.
Book ChapterDOI
A Layered Emulator for Design Evaluation of MIMD Multiprocessors with Shared Memory
Per Stenström,Lars Philipson +1 more
TL;DR: In the design and evaluation of new multiprocessor structures it is necessary to make experiments to explore the consequences of various decisions, e.g. the dynamic interaction between hardware, system software and executing parallel programs.
Limits on Thread-Level Speculative Parallelism in Embedded Applications
TL;DR: The limits of performance speedup for embedded applications using parallelizing compilers on platforms with and without support for thread-level speculation are studied and it is found that a TLS substrate is critical to uncover thread level parallelism and thread-management overhead must be low.
Proceedings ArticleDOI
Characterization of Apache web server with Specweb2005
TL;DR: The performance of Apache web server is characterized on multicore chips using Specweb2005 as URL request generator using L2 data miss rate per instruction below 1.4, which is small and accesses to main memory represent up to 42% of the execution time.