P
Peter Petrov
Researcher at University of Maryland, College Park
Publications - 49
Citations - 563
Peter Petrov is an academic researcher from University of Maryland, College Park. The author has contributed to research in topics: Cache & Cache algorithms. The author has an hindex of 14, co-authored 49 publications receiving 559 citations. Previous affiliations of Peter Petrov include University of California, San Diego.
Papers
More filters
Proceedings ArticleDOI
Rapid and low-cost context-switch through embedded processor customization for real-time and control applications
Xiangrong Zhou,Peter Petrov +1 more
TL;DR: The proposed technique exploits application information extracted during compile time to make sure that only a minimal amount of thread state is saved and subsequently restored on preemption.
Journal ArticleDOI
Cache partitioning for energy-efficient and interference-free embedded multitasking
Rakesh Reddy,Peter Petrov +1 more
TL;DR: This work proposes a technique which leverages configurable data caches to address the problem of energy inefficiency and intertask interference in multitasking embedded systems, and introduces a profile-based, off-line algorithm, which identifies a beneficial cache partitioning.
Proceedings ArticleDOI
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
Chenjie Yu,Peter Petrov +1 more
TL;DR: This work takes a different approach in which tasks' memory bandwidth requirements are taken into account when identifying a cache partitioning for multi-programmed and/or multithreaded workloads, in which the overall system bandwidth requirement is minimized for the target workload.
Journal ArticleDOI
Performance and power effectiveness in embedded processors - customizable partitioned caches
Peter Petrov,Alex Orailoglu +1 more
TL;DR: An application-specific customization technique for the data cache, one of the foremost area/power consuming and performance determining microarchitectural features of modern embedded processors, results in increased performance, reduced power consumption and improved determinism of critical system parts while the fixed design ensures processor standardization.
Proceedings ArticleDOI
Towards effective embedded processors in codesigns: customizable partitioned caches
Peter Petrov,Alex Orailoglu +1 more
TL;DR: An application-specific customization technique for the data cache, one of the foremost area/power consuming and performance determining microarchitectural features of modern embedded processors, is explored, resulting in increased performance reduced power consumption and improved determinism of critical system parts.