R
Ranganathan Hariharan
Researcher at Tallinn University of Technology
Publications - 6
Citations - 38
Ranganathan Hariharan is an academic researcher from Tallinn University of Technology. The author has contributed to research in topics: Fault coverage & Fault detection and isolation. The author has an hindex of 3, co-authored 6 publications receiving 33 citations. Previous affiliations of Ranganathan Hariharan include Nokia Networks.
Papers
More filters
Proceedings ArticleDOI
Automated minimization of concurrent online checkers for Network-on-Chips
Pietro Saltarelli,Behrad Niazmand,Ranganathan Hariharan,Jaan Raik,Gert Jervan,Thomas Hollstein +5 more
TL;DR: Experiments on the control part (routing and arbitration) of an NoC router show that 100% fault coverage with very low overhead area will be achieved by the proposed minimization approach.
Proceedings ArticleDOI
A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers
Pietro Saltarelli,Behrad Niazmand,Jaan Raik,Vineeth Govind,Thomas Hollstein,Gert Jervan,Ranganathan Hariharan +6 more
TL;DR: A framework of tools for formally evaluating the quality of the checkers and for optimizing the overhead area with given fault coverage constraints is proposed and successfully applied to a realistic case-study of a fault tolerant NoC router design.
Proceedings ArticleDOI
From RTL Liveness Assertions to Cost-Effective Hardware Checkers
TL;DR: A framework for selecting a set of high-quality and minimized liveness assertions by combining a new data mining technique with fault analysis approaches along with assertion conversion methodology that converts liveness assertion into safety assertions to provide a cost-effective checking infrastructure.
Proceedings ArticleDOI
A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers
Pietro Saltarelli,Behrad Niazmand,Jaan Raik,Ranganathan Hariharan,Gert Jervan,Thomas Hollstein +5 more
TL;DR: A case-study on the control part of a Network-on-Chip (NoC) router has been carried out and shows that the proposed framework is capable of accurately and formally evaluating the quality of individual concurrent checkers which constitutes an important task in fault tolerant system design.
Proceedings ArticleDOI
Extended checkers for Logic-Based Distributed Routing in Network-on-Chips
TL;DR: This paper proposes concurrent online checkers for structural faults in the NoC routing algorithms utilizing the Logic-Based Distributed Routing (LBDR) concept, showing by fault injection experiments that the fault coverage of existing checking mechanisms for LBDR faults is very low.