S
S. Barbagallo
Researcher at Polytechnic University of Turin
Publications - 10
Citations - 125
S. Barbagallo is an academic researcher from Polytechnic University of Turin. The author has contributed to research in topics: Fault coverage & Built-in self-test. The author has an hindex of 6, co-authored 10 publications receiving 125 citations.
Papers
More filters
Journal ArticleDOI
Industrial BIST of embedded RAMs
TL;DR: The scheme implements in hardware the test pattern generation algorithm proposed by R. Nair, S.M. Thatte, and J.A. Abraham, extending it to word-based memories, and guarantees high fault coverage for the significant failure modes and full testability of the BIST hardware.
Proceedings ArticleDOI
Scan insertion criteria for low design impact
TL;DR: The main goal of this paper is to prove that recent technologies impose a new design flow, exploiting layout information for scan chain reordering, using two algorithms, which reduce both the average and the maximum distance between FFs in the chains, thus reducing the power dissipation of the circuit.
Proceedings ArticleDOI
A parametric design of a built-in self-test FIFO embedded memory
TL;DR: A self-testable FIFO memory macrocell, which can be embedded into larger devices, and the appropriate Built-in Self Test architecture has been defined, independently of the memory size.
Journal ArticleDOI
Integrating online and offline testing of a switching memory
TL;DR: A circuit used in a telephone switching unit features several test techniques, including BIST, partial scan, and boundary scan, which minimizes additional logic while achieving very high fault coverage.
Proceedings ArticleDOI
An experimental comparison of different approaches to ROM BIST
TL;DR: The BIST (built-in-self-test) solution overcomes controllability and observability difficulties which represent the limits of conventional ATPGs (automatic test pattern generators) and becomes particularly suitable for deeply embedded ROMs.