S
Shailendra Jain
Researcher at Maulana Azad National Institute of Technology
Publications - 137
Citations - 4780
Shailendra Jain is an academic researcher from Maulana Azad National Institute of Technology. The author has contributed to research in topics: Inverter & Harmonics. The author has an hindex of 27, co-authored 128 publications receiving 3907 citations. Previous affiliations of Shailendra Jain include National Institute of Technology, Silchar & Indian Institute of Technology Roorkee.
Papers
More filters
Journal ArticleDOI
Multilevel Inverter Topologies With Reduced Device Count: A Review
TL;DR: In this article, some of the recently proposed multilevel inverter topologies with reduced power switch count are reviewed and analyzed, both in terms of the qualitative and quantitative parameters.
Journal ArticleDOI
A review on fuel cell technologies and power electronic interface
TL;DR: In this article, a comprehensive review of different fuel cell technologies with their working principle, advantages, disadvantages and suitability of applications for residential/grid-connected system, transportation, industries and commercial applications is discussed.
Journal ArticleDOI
A Novel Multilevel Inverter Based on Switched DC Sources
TL;DR: A multilevel inverter that has been conceptualized to reduce component count, particularly for a large number of output levels, is presented, which results in reduced number of power switches as compared to classical topologies.
Journal ArticleDOI
Fuzzy logic controlled shunt active power filter for power quality improvement
TL;DR: In this paper, a fuzzy logic controlled, three-phase shunt active power filter is proposed to improve power quality by compensating harmonics and reactive power required by a nonlinear load.
Journal ArticleDOI
Comprehensive review of a recently proposed multilevel inverter
TL;DR: In this paper, a cross-connected sources-based multilevel inverter (CCS-MLI) is proposed for both symmetric and asymmetric source configurations, and a control scheme is also proposed for equal load sharing in five-level topology.