scispace - formally typeset
S

Stephen P. DeWeerth

Researcher at Georgia Institute of Technology

Publications -  154
Citations -  3377

Stephen P. DeWeerth is an academic researcher from Georgia Institute of Technology. The author has contributed to research in topics: Very-large-scale integration & CMOS. The author has an hindex of 32, co-authored 152 publications receiving 3203 citations. Previous affiliations of Stephen P. DeWeerth include Georgia Tech Research Institute & Lehigh University.

Papers
More filters
Proceedings ArticleDOI

Biologically Inspired Joint Stiffness Control

TL;DR: This paper describes the development and physical implementation of a servo-actuated robotic joint that uses antagonistic, series-elastic actuation with novel nonlinear spring mechanisms to form a real-time mechanical feedback loop that provides the joint with angle and stiffness control through differential and common-mode actuation of the servos.
Journal ArticleDOI

A multiconductance silicon neuron with biologically matched dynamics

TL;DR: This paper designs, fabricated, and tested an analog integrated-circuit architecture to implement the conductance-based dynamics that model the electrical activity of neurons, and characterize it in relation to the Hodgkin-Huxley formalism.
Journal ArticleDOI

A CMOS programmable analog memory-cell array using floating-gate circuits

TL;DR: In this article, an on-chip nonvolatile analog memory cell that can be configured in addressable arrays and programmed easily is presented. But the complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area.
Journal ArticleDOI

A PDMS-Based Integrated Stretchable Microelectrode Array (isMEA) for Neural and Muscular Surface Interfacing

TL;DR: An integrated technology for fabrication of PDMS-based stretchable microelectrode arrays (MEAs) that facilitates a high-resolution, high-density integrated system solution for neural and muscular surface interfacing is described.
Journal ArticleDOI

Implementing neural architectures using analog VLSI circuits

TL;DR: In this paper, a methodology for building very large-scale integrated (VLSI) chips of visual and motor subsystems has been developed using analog micropower circuit elements that can be hierarchically combined.