T
Tomislav Suligoj
Researcher at University of Zagreb
Publications - 164
Citations - 1108
Tomislav Suligoj is an academic researcher from University of Zagreb. The author has contributed to research in topics: Bipolar junction transistor & Transistor. The author has an hindex of 15, co-authored 147 publications receiving 890 citations. Previous affiliations of Tomislav Suligoj include Delft University of Technology & University of California.
Papers
More filters
Journal ArticleDOI
Assessment of Electron Mobility in Ultrathin-Body InGaAs-on-Insulator MOSFETs Using Physics-Based Modeling
TL;DR: In this paper, the electron mobility in ultrathin-body InGaAs-on-insulator devices using physics-based modeling that self-consistently accounts for quantum confinement and covers band-structure effects.
Journal ArticleDOI
Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs
TL;DR: In this paper, the front-gate and back-gate potential distributions and threshold voltage of recessed source/drain (ReS/D) ultrathin body (UTB) silicon-on-insulator (SOI) MOSFETs are modeled.
Journal ArticleDOI
Improving bulk FinFET DC performance in comparison to SOI FinFET
TL;DR: In this paper, the authors compared the performance of SOI and bulk FinFET with a three-dimensional numerical device simulator and showed that the latter has equal or better sub-threshold performance than the former.
Journal ArticleDOI
Immunity of electronic and transport properties of phosphorene nanoribbons to edge defects
Mirko Poljak,Tomislav Suligoj +1 more
TL;DR: In this paper, an extensive study of the electronic properties and carrier transport in phosphorene nanoribbons (PNRs) with edge defects was conducted by using rigorous atomistic quantum transport simulations.
Journal ArticleDOI
Horizontal Current Bipolar Transistor With a Single Polysilicon Region for Improved High-Frequency Performance of BiCMOS ICs
TL;DR: In this article, a new horizontal current bipolar transistor (HCBT) with a single polysilicon region and a CMOS gate near the n+ emitter region is integrated with CMOS technology with the addition of two or three masks.