scispace - formally typeset
Y

Yuan-Hao Huang

Researcher at National Tsing Hua University

Publications -  102
Citations -  1019

Yuan-Hao Huang is an academic researcher from National Tsing Hua University. The author has contributed to research in topics: MIMO & Precoding. The author has an hindex of 16, co-authored 95 publications receiving 911 citations. Previous affiliations of Yuan-Hao Huang include National Taiwan University.

Papers
More filters
Journal ArticleDOI

A Hybrid RF/Baseband Precoding Processor Based on Parallel-Index-Selection Matrix-Inversion-Bypass Simultaneous Orthogonal Matching Pursuit for Millimeter Wave MIMO Systems

TL;DR: A new method of building the joint RF and baseband precoder that reduces the computation complexity of the original precoder reconstruction algorithm and enables highly parallel hardware architecture is proposed.
Journal ArticleDOI

Sleep Apnea Detection Based on Thoracic and Abdominal Movement Signals of Wearable Piezo-Electric Bands

TL;DR: The results indicate the considerable potential of applying the proposed algorithm to clinical examinations for both screening and homecare purposes, as well as the possibility of identifying sleep apnea events by solely analyzing one or both the THO and ABD signals.
Journal ArticleDOI

An Improved Ordered-Block MMSE Detector for Generalized Spatial Modulation

TL;DR: The improved ordering performance of the proposed algorithm allows the early-termination of the OB-MMSE detector without noticeable performance loss which can be exploited to further reduce its complexity.
Journal ArticleDOI

Interpolation-Based QR Decomposition and Channel Estimation Processor for MIMO-OFDM System

TL;DR: A modified algorithm that possesses a scalable property to save the power consumption for interpolation-based QR decomposition in the variable-rank MIMO scheme is proposed.
Journal ArticleDOI

High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing

TL;DR: Analysis of the fast Fourier transform processor example shows that the proposed FGSET architecture can improve the performance of the coarse-grain SET (CGSET) by 8.5 dB and the masked portion of the datapath can be used as the estimation redundancy in the algorithms softerror-tolerance (ASET) technique.