Z
Zvi Or-Bach
Researcher at Advanced Technology Center
Publications - 72
Citations - 2559
Zvi Or-Bach is an academic researcher from Advanced Technology Center. The author has contributed to research in topics: Layer (electronics) & Transistor. The author has an hindex of 21, co-authored 72 publications receiving 2559 citations.
Papers
More filters
Patent
Design automation for monolithic 3d devices
Zvi Or-Bach,Zeev Wurman +1 more
TL;DR: In this paper, the authors present a method of designing a 3D integrated circuit, which includes: performing partitioning to at least a first strata and a second strata; then performing a first placement of the first stratum using a 2D placer executed by a computer; and performing a second placement based on the first placement, where the partitioning includes a partition between logic and memory.
Patent
3D microdisplay device and structure
Zvi Or-Bach,Deepak C. Sekar +1 more
TL;DR: A 3D micro display with at least one LED driving circuit and a plurality of light emitting diodes (LEDs) can be found in this paper with a vertical distance of less than ten microns.
Patent
Method for fabrication of configurable systems
TL;DR: In this paper, a method to construct configurable systems, including a first configurable system including a die and a second die, where the connections between the first die and the second die include through-silicon-via (TSV), is presented.
Patent
3D semiconductor device having two layers of transistors
TL;DR: In this paper, a 3D semiconductor device including a first layer including first transistors, a second layer including second transistors and a first interconnection layer overlying the first layer, and dice lines formed by an etch step is presented.
Patent
Methods to produce a 3d semiconductor memory device and system
TL;DR: In this article, a method for 3D memory devices was proposed, which includes: providing a first level including a single crystal layer, forming at least one second level above the first level, performing a first etch step including etching holes within the second level, forming a third level above at least the at least first second level and performing a second etch stage including holes in the third level, and performing additional processing steps to form a plurality of first memory cells within second level.