scispace - formally typeset
Journal ArticleDOI

A High-Efficiency Design Method of TSV Array for Thermal Management of 3-D Integrated System

Reads0
Chats0
TLDR
In this paper , a high-efficient design method of through silicon via (TSV) array for thermal management of 3D integrated system is developed based on the equivalent thermal conductivity (ETC) model and the particle swarm optimization algorithm.
Abstract
In this article, a high-efficient design method of through silicon via (TSV) array for thermal management of 3-dimensional (3-D) integrated system is developed based on the equivalent thermal conductivity (ETC) model and the particle swarm optimization algorithm. Due to the anisotropy of TSV, the ETC model along the vertical direction is established, and the finite element method (FEM) is utilized to validate the accuracy of the ETC model. The relative error of the peak temperature between FEM and ETC model is less than 1.27%, and the average computational time of ETC model is greatly decreased from 261 to 13.3 s. In addition, the TSV array for heat management of 3-D integrated system is investigated and designed by the developed method. According to the designed scheme, the peak and average temperatures of the FEM based on $6\times 6$ TSV array are 314.60 and 303.84 K, which will agree with the desired indexes (315 and 310 K). The temperature differences of top and bottom surfaces are all less than 4.3 K, which implies that the thermal distribution of the 3-D integrated system is homogeneous. Therefore, the developed design method can efficiently design TSV array to achieve relatively low and uniform thermal distribution, and it can be applied in the 3-D integrated heat management system.

read more

Content maybe subject to copyright    Report

Citations
More filters
Journal ArticleDOI

Stress Issue of Vertical Connections in 3D Integration for High-Bandwidth Memory Applications

TL;DR: In this paper , the authors investigated the stress of TSV with different dimensions under annealing condition and showed that the adjustment on TSV aspect ratios results in different stress values, and the aspect ratio of 1:8 results in the largest stress in the analysis.
References
More filters
Proceedings ArticleDOI

Thermal via placement in 3D ICs

TL;DR: Thermal vias are assigned to specific areas of a 3D IC and used to adjust their effective thermal conductivities and the thermal via placement method makes iterative adjustments to these thermal conductivity in order to achieve a desired maximum temperature objective.
Proceedings ArticleDOI

Thermal management of 3D IC integration with TSV (through silicon via)

TL;DR: In this article, the performance of 3D stacked TSV (through silicon via) chips filled with copper is investigated based on heat-transfer CFD analyses, and the effect of thickness of the TSV chip on its hot spot temperature is investigated.
Journal ArticleDOI

Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits

TL;DR: Analytical and finite-element models of heat transfer in stacked 3D ICs are developed and it is shown that package and heat sink thermal resistances play a more important role in determining temperature rise compared to thermal resistsances intrinsic to the multidie stack.
Journal ArticleDOI

A Machine Learning Methodology for Diagnosing Chronic Kidney Disease

TL;DR: An integrated model that combines logistic regression and random forest is proposed by analyzing the misjudgments generated by the established models, which could achieve an average accuracy of 99.83% after ten times of simulation.
Proceedings ArticleDOI

Thermal analysis of heterogeneous 3D ICs with various integration scenarios

TL;DR: The model incorporates the effect of vias and power consumption due to both devices in active layers and interconnect joule heating and provides more realistic temperature rise estimation for 3D ICs.
Trending Questions (1)
What are the most recent studied on thermal management of 3d integrated circuit ?

The provided paper is about a high-efficient design method of TSV array for thermal management of 3-D integrated systems. It does not mention any recent studies on thermal management of 3D integrated circuits.