scispace - formally typeset
Patent

Common mode early voltage compensation subcircuit for current driver

Reads0
Chats0
TLDR
In this paper, the authors proposed a compensator for preventing appreciable common mode current flow into or out of the twisted pair cable in response to the device receiving a wide range of common mode voltage bias levels.
Abstract
In a driver circuit for a twisted pair cable, a compensator for preventing appreciable common mode current flow into or out of the twisted pair cable in response to the device receiving a wide range of common mode voltage bias levels. A wide range of external bias voltages may be received as a result of variations in the ground node voltages of two coupled devices. The compensator circuit utilizes a feed back loop and monitors the bias voltage received on the twisted pair cable. As the magnitude of the common mode current increases due to external bias voltage variation from a reference bias voltage, the current flow of p-channel transistors, coupled in an arrangement of the present invention, is increased (or decreased, as necessary) so that reduced common mode current flows onto the twisted pair cable. The present invention reduces appreciable common mode current flow through the twisted pair cable from the driver that are due to variations in the external bias voltage between communication devices. The present invention provides high common mode output impedance for the driver circuit by altering the effective common mode common mode early voltage characteristics of the driver circuit while utilizing shorter channel length transistors for high speed communication capacity. The present invention also offers reduced current supply capacity of the common mode bias voltage source. The present invention operates ideally within driver circuits compatible with the IEEE P1394 communication standard.

read more

Citations
More filters
Patent

Memory array with read/write methods

TL;DR: In this paper, the sense amplifier latches are coupled to each column of memory cells and the decoders are coupled with the data amplifiers to a data bus, and data being read from or written to the memory cells is via the sense amplifiers, the decoder, and the data amplifier.
Patent

Fully complementary differential output driver for high speed digital communications

TL;DR: In this article, a switching mechanism coupled to the originating ends of a transmission line pair steers a constant current through the transmission line pairs to create a differential output voltage across the terminating element.
Patent

Quad cable construction for ieee 1394 data transmission

TL;DR: In this article, a quad cable (20) is used to transmit data signals between devices within an IEEE 802.15.1 network, which includes four conductors (22, 24, 26, 28) arranged as two differential pairs for carrying different signals.
Patent

Low voltage differential driver with multiple drive strengths

TL;DR: In this paper, the first-pulse problem for a low-voltage differential SCSI bus driver is remedied by supplying greater power for a first pulse of a bus line after a steady state condition.
Patent

Programmable termination with DC voltage level control

TL;DR: In this article, a number of techniques use existing I/O resources to implement programmable on-chip termination and DC level control that enable an integrated circuit to meet a variety of different high-speed single-ended and differential interfaces.
References
More filters
Patent

Biomedical amplifier circuit

TL;DR: In this article, a mixed analog and digital integrated circuit for physiological signal instrumentation such as electrocardiographs, electromyographs, and electroencephalographs is presented, which includes a chopper-stabilised first stage amplifier (402, 408, 412), a second stage amplifier providing a negative output (418) and a positive output (416), and a gain feedback circuit (434-444).
Patent

Digital signal transmission system

TL;DR: In this paper, a signal transmission system which allows digital signals to be transmitted over twisted pair transmission lines is described, where master and slave transmission circuits are located at the switching system and terminal ends, respectively, of the transmission line.
Patent

Transceiver for transmitting and receiving stair-stepped sinusoidal waveforms

TL;DR: In this article, a transceiver for transmitting and receiving digital data represented as stair-stepped sinusoidal waveforms over twisted pair lines interconnecting nodes of a network is described.
Patent

Crosstalk reduction in unshielded twisted-pair lines

TL;DR: In this paper, a method of reducing crosstalk in unshielded twisted-pair (TP) lines interconnecting transceiver Hub and Pod elements of an IEEE 802.3 network is disclosed.
Patent

High-speed, bootstrap driver circuit

TL;DR: In this article, a line driver circuit capable of operating at high speeds has been proposed, where the output transistor, an emitter connected to an output terminal, has a special feedback capacitor connected to its base.