Efficient hardware hashing functions for high performance computers
Reads0
Chats0
TLDR
It is shown that, by choosing hashing functions at random from a particular class, called H/sub 3/, of hashing functions, the analytical performance of hashing can be achieved in practice on real-life data.Abstract:
Hashing is critical for high performance computer architecture. Hashing is used extensively in hardware applications, such as page tables, for address translation. Bit extraction and exclusive ORing hashing "methods" are two commonly used hashing functions for hardware applications. There is no study of the performance of these functions and no mention anywhere of the practical performance of the hashing functions in comparison with the theoretical performance prediction of hashing schemes. In this paper, we show that, by choosing hashing functions at random from a particular class, called H/sub 3/, of hashing functions, the analytical performance of hashing can be achieved in practice on real-life data. Our results about the expected worst case performance of hashing are of special significance, as they provide evidence for earlier theoretical predictions.read more
Citations
More filters
Journal ArticleDOI
RAIDR: Retention-Aware Intelligent DRAM Refresh
TL;DR: This paper proposes RAIDR (Retention-Aware Intelligent DRAM Refresh), a low-cost mechanism that can identify and skip unnecessary refreshes using knowledge of cell retention times and group DRAM rows into retention time bins and apply a different refresh rate to each bin.
Proceedings ArticleDOI
Data streaming algorithms for efficient and accurate estimation of flow size distribution
TL;DR: A novel data streaming algorithm to provide much more accurate estimates of flow distribution, using a "lossy data structure" which consists of an array of counters fitted well into SRAM, which not only dramatically improves the accuracy offlow distribution measurement, but also contributes to the field of data streaming.
Patent
Intelligent data storage and processing using fpga devices
TL;DR: In this paper, a data storage and retrieval device and method is described, which includes at least one magnetic storage medium configured to store target data and at least a re-configurable logic device comprising an FPGA coupled to the at least 1 magnetic medium and configured to read a continuous stream of target data therefrom, having been configured with a template or as desired to fit the type of search and data being searched.
Patent
Method and device for high performance regular expression pattern matching
TL;DR: In this paper, an improved architecture for regular expression pattern matching is described, which includes a pipelining strategy that pushes state-dependent feedback to a final pipeline stage to enhance parallelism and throughput.
Patent
High Speed Processing of Financial Information Using FPGA Devices
TL;DR: In this paper, a combination of software logic and firmware logic can be used to efficiently control and manage the high speed flow of financial market data to and from the reconfigurable logic.
References
More filters
Book
The Art of Computer Programming
TL;DR: The arrangement of this invention provides a strong vibration free hold-down mechanism while avoiding a large pressure drop to the flow of coolant fluid.
Journal ArticleDOI
Universal classes of hash functions
TL;DR: An input independent average linear time algorithm for storage and retrieval on keys that makes a random choice of hash function from a suitable class of hash functions.
Journal ArticleDOI
Expected Length of the Longest Probe Sequence in Hash Code Searching
TL;DR: An investigation ts made of the expected value of the maximum number of accesses needed to locate any element m a hashing file under various colhston resoluuon schemes, showing that the actual behawor of the worst case in hash tables is quite good on the average.
Journal ArticleDOI
801 storage: architecture and programming
Albert Chang,Mark F. Mergen +1 more
TL;DR: The 801 minicomputer project has developed a low-level storage manager that can significantly simplify storage programming in subsystems and applications and is intended to be extensible across a wide performance/cost spectrum.