Patent
Feed-forward bias circuit
Reads0
Chats0
TLDR
In this paper, a feed-forward bias circuit is used to bias a delay circuit so that the delay circuit exhibits relatively constant delay characteristics over different PVT conditions, which can be used to compensate for transistor process corners.Abstract:
A feed-forward bias circuit biases body bias terminals of transistors of another circuit to compensate for PVT variations in the other circuit.In some aspects,the feed- forward bias circuit compensates for transistor process corners in a circuit by enabling the generation of different bias signals under different corner conditions.In some implementations,the feed-forward bias circuit is used to bias a delay circuit so that the delay circuit exhibits relatively constant delay characteristics over different PVT conditions.read more
Citations
More filters
Patent
Sub-threshold region based low dropout regulator
TL;DR: In this paper, a low dropout (LDO) regulator is configured to generate an LDO voltage, which includes at least one current mirror and a resistor, and the current mirror operates in a sub-threshold region.
Patent
Adaptive bulk-bias technique to improve supply noise rejection, load regulation and transient performance of voltage regulators
TL;DR: In this article, an adaptive bias source is used to generate a bulk bias signal to a pass device in the low-dropout (LDO) voltage regulator, which is proportional to a current at the output of the LDO voltage regulator.
Patent
Skew detection circuit and input circuit using the same
TL;DR: A skew detection circuit may include a bias circuit configured to generate a first bias signal and a second bias signal, a reference voltage circuit configuring to generate the third and fourth bias signals as discussed by the authors.
References
More filters
Patent
MOS charge pump generation and regulation method and apparatus
TL;DR: In this paper, a charge pump shunt regulator only utilizes regular low voltage NMOS and PMOS from a standard CMOS process, and a reference voltage scheme is used in which a regular low-voltage PMOS is used as a mirror diode (reference PMOS) to precisely realize a control voltage for the shunting NMOS without violating any breakdown mechanism, i.e. PMOS gated diode breakdown and P+ to n-well junction breakdown.
Patent
Semiconductor integrated circuit device
TL;DR: In this article, the problem of converting a level at high speed by converting signals on a low voltage side to the signals on the high voltage side by a first gate means and latching the converted signals by a latch circuit operated by control signals from the timing switch circuit of a high-voltage side circuit further was solved.
Patent
Field effect transistor current source
TL;DR: In this article, a field effect transistor circuit generates a reference current that can obtain a desired temperature coefficient, and a simple adjustment in the circuit allows the temperature coefficient to be made positive or negative if so desired.
Patent
Semiconductor integrated circuit
TL;DR: In this paper, a decoupling capacitor is formed in a plane shape on a semiconductor substrate, and the shield layer is electrically connected directly to the semiconducting substrate and is fixed to a power supply potential or the ground potential.
Patent
Low voltage bandgap circuit with improved power supply ripple rejection
Chen Jun,Hoon Siew Kuok +1 more
TL;DR: In this paper, the authors proposed a method for reducing output ripple voltages in bandgap voltage reference circuits, where ripple rejection circuitry is connected to a supply voltage and a first control signal, such as from an amplifier.