scispace - formally typeset
Journal ArticleDOI

IAM: an improved mapping on a 2-D network on chip to reduce communication cost and energy consumption

Reads0
Chats0
TLDR
The proposed method named IAM (IWO algorithm mapping) is an enhanced 2D-mesh-based-NoC mapping method which adapts the invasive weed optimization (IwO) algorithm, in order to efficiently map the IP cores to routers.
Abstract
Based on the recent research, the communication cost has been the most important open issue in network on chip (NoC). In other words, the lower the communication cost, the better the performance of the NoC and the lower the energy consumption. In this regard, although different mapping algorithms are proposed, they could not efficiently address some important challenges such as high complexity, early convergence at the local optimum, and performing well for all task graphs. The proposed method named IAM (IWO algorithm mapping) is an enhanced 2D-mesh-based-NoC mapping method which adapts the invasive weed optimization (IWO) algorithm, in order to efficiently map the IP cores to routers. The obtained results indicate that the communication cost improved 13, 9, 8, 4, and 4 percent in comparison with the LMAP, the CASTNET, the CLUSTER, the NMAP, and the PSO algorithm, respectively. Regarding energy consumption, IAM outperforms the NMAP, the CASTNET, and the CMAP and the Onyx algorithms by providing 15, 10, 7, and 7 percent improvement in energy consumption, respectively. Max delay was reduced by 11, 4, 5, and 5 percent compared to NMAP, CASTNET, CMAP, and Onyx algorithms, respectively. Throughput was improved by 9, 9, 4, and 10 percent compared to NMAP, CASTNET, CMAP, and Onyx algorithms, respectively.

read more

Citations
More filters
Journal ArticleDOI

FT-PDC: an enhanced hybrid congestion-aware fault-tolerant routing technique based on path diversity for 3D NoC

TL;DR: A routing technique called fault-tolerant routing algorithm based on path diversity and congestion (FT-PDC) for three-dimensional mesh connectivity based on NoC is provided that has some features like finding the shortest current path, considering fault in vertical and horizontal links, and considering path Diversity and congestion.
Journal ArticleDOI

Reliability-aware intelligent mapping based on reinforcement learning for networks-on-chips

TL;DR: A reliability-aware application mapping technique based on a hybridization of the Multi-Objective Particle Swarp Optimization algorithm and Reinforcement Learning (RL) yields interesting results in terms of reliability, energy consumption, execution time, and cost migration.
References
More filters
Proceedings ArticleDOI

A network on chip architecture and design methodology

TL;DR: A packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources which is the onchip communication infrastructure comprising the physical layer, the data link layer and the network layer of the OSI protocol stack.
Journal ArticleDOI

A novel numerical optimization algorithm inspired from weed colonization

TL;DR: A novel numerical stochastic optimization algorithm inspired from colonizing weeds to mimic robustness, adaptation and randomness of Colonizing weeds in a simple but effective optimizing algorithm designated as Invasive Weed Optimization (IWO).
Book

Model Driven Architecture : Applying MDA to Enterprise Computing

David Frankel
TL;DR: This book discusses model Driven Enterprise Computing, Meta Object Facility, and Modeling Transformations with CWM, and the role of UML in MDA.
Proceedings ArticleDOI

Bandwidth-constrained mapping of cores onto NoC architectures

TL;DR: NMAP is presented, a fast algorithm that maps the cores onto a mesh NoC architecture under bandwidth constraints, minimizing the average communication delay, and the NMAP algorithm is presented for both single minimum-path routing and split-traffic routing.
Proceedings ArticleDOI

Networks on Chip: A New Paradigm for Systems on Chip Design

TL;DR: The premises are that a component-based design methodology will prevail in the future, to support component re-use in a plug-and-play fashion, and SoCs will have to provide a functionally-correct, reliable operation of the interacting components.
Related Papers (5)