S
Srinivasan Murali
Researcher at École Polytechnique Fédérale de Lausanne
Publications - 79
Citations - 4758
Srinivasan Murali is an academic researcher from École Polytechnique Fédérale de Lausanne. The author has contributed to research in topics: Network on a chip & System on a chip. The author has an hindex of 30, co-authored 78 publications receiving 4578 citations. Previous affiliations of Srinivasan Murali include Stanford University & University of Texas at Arlington.
Papers
More filters
Proceedings ArticleDOI
Bandwidth-constrained mapping of cores onto NoC architectures
Srinivasan Murali,G. De Micheli +1 more
TL;DR: NMAP is presented, a fast algorithm that maps the cores onto a mesh NoC architecture under bandwidth constraints, minimizing the average communication delay, and the NMAP algorithm is presented for both single minimum-path routing and split-traffic routing.
Journal ArticleDOI
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip
Davide Bertozzi,A. Jalabert,Srinivasan Murali,R. Tamhankar,Stergios Stergiou,Luca Benini,G. De Micheli +6 more
TL;DR: This work illustrates a complete synthesis flow, called Netchip, for customized NoC architectures, that partitions the development work into major steps (topology mapping, selection, and generation) and provides proper tools for their automatic execution (SUNMAP, xpipescompiler).
Proceedings ArticleDOI
SUNMAP: a tool for automatic topology selection and generation for NoCs
Srinivasan Murali,G. De Micheli +1 more
TL;DR: SUNMAP automates NoC selection and generation, bridging an important design gap in building NoCs and explores various design objectives such as minimizing average communication delay, area, power dissipation subject to bandwidth and area constraints.
Journal ArticleDOI
Analysis of error recovery schemes for networks on chips
Srinivasan Murali,Theocharis Theocharides,N. Vijaykrishnan,Mary Jane Irwin,Luca Benini,G. De Micheli +5 more
TL;DR: This article explores error control mechanisms at the data link and network layers and presents the schemes' architectural details to investigate the energy efficiency, error protection efficiency, and performance impact of various error recovery mechanisms.
Proceedings ArticleDOI
×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip
TL;DR: The xpipes Compiler is presented, a tool for automatically instantiating an application-specific NoC for heterogeneous Multi-Processor SoCs and instantiates a network of building blocks from a library of composable soft macros described in SystemC at the cycle-accurate level.