scispace - formally typeset
Patent

Multivalued integrated injection logic circuitry and method

TLDR
In this article, the authors propose a logic circuitry with a plurality of input devices for receiving logic inputs and capable of assuming conduction states in response to the logic levels of said inputs, at least one output device is connected to two or more input devices.
Abstract
Logic circuitry provides predetermined logic outputs in response to logical combinations of inputs. The circuitry includes a plurality of input devices for receiving logic inputs and capable of assuming conduction states in response to the logic levels of said inputs. At least one output device is connected to two or more input devices. Means having predetermined logic levels is provided connected intermediate the input and output devices for controlling the conduction state of the output devices as a function of the input devices and the predetermined logic levels.

read more

Citations
More filters
Patent

Semiconductor arithmetic circuit

TL;DR: In this article, the authors present a semiconductor arithmetic circuit which is capable of conducting edge accentuation processing, edge detection processing, and noise removal by means of averaging processing of an image, using extremely simple circuitry.
Patent

Multi-level logic circuit

TL;DR: In this paper, a multi-level logic circuit is described, with the hardware of the circuit capable of being constructed to operate in a chosen base, where the circuit includes at least: (a) one input level detector which can receive one or more multilevel inputs, (b) control switching means, and (c) an output level generator delivering a single multilevel output.
Patent

Process facility monitor using fuzzy logic

TL;DR: In this article, a method for monitoring operation of a process facility comprising the steps of storing at least one planned sequence of hypothesized plant states using multi-valued logic to define calculation of a congruence factor for each of the hypothesized plants states is presented.
Patent

Null convention adder

TL;DR: A register can be incorporated into each full adder as mentioned in this paper, and multiple full adders can be combined into multi-bit adders with registration, with registration required by the adder.
Patent

Truth value generating basic circuit suitable for analog inputs

Hongmin Zhang
TL;DR: A truth value generating basic circuit (TG, TG1-TG3) as mentioned in this paper is defined as a plurality of basic function generator circuits, with a different membership function being set in each truth value generator circuit.
References
More filters
Journal ArticleDOI

Merged-transistor logic (MTL)-a low-cost bipolar logic concept

TL;DR: In this article, the authors describe a novel bipolar logic featuring a direct injection of minority carriers into the switching transistor, which is based on inverters having decoupled multicollector outputs for the logical combinations.
Journal ArticleDOI

Substrate fed logic

TL;DR: In this paper, a novel form of integrated injection logic (I/SUP 2/L) is described, in which the device structure has been designed specifically for high packing density and low power-delay product.
Patent

Digital logic circuit

Berger H, +1 more
TL;DR: In this paper, a monolithic semiconductor circuit consisting of a lateral PNP transistor and an inversely operated vertical NPN transistor is described, where the collector region is formed by a pair of mutually spaced P-type regions diffused in an N-type semiconductor body.
Patent

Integrated power supply for merged transistor logic circuit

TL;DR: In this article, an improved monolithically integrated binary logic circuit and power supply is presented, and the power supply of the circuit is shown to work with integrated injection logic (INL).