scispace - formally typeset
Patent

Parallel decoder for product codes

TLDR
In this article, a system for decoding product codes is described, which includes logic configured to pass reliability determinations made while decoding symbols using first parity information, to use in decoding the symbols using second parity information.
Abstract
A system is described for decoding product codes. The system includes logic configured to pass reliability determinations made while decoding symbols using first parity information, to use in decoding the symbols using second parity information, while substantially simultaneously passing the reliability determinations made while decoding the symbols using the second parity information, to use in decoding the symbols using the first parity information.

read more

Citations
More filters
Patent

Apparatus, system, and method for solid-state storage as cache for high-capacity, non-volatile storage

TL;DR: In this article, an apparatus, system, and method for solid-state storage as cache for high-capacity, non-volatile storage is described. But the system is based on a cache front-end and a cache back-end.
Patent

Apparatus, system, and method for managing eviction of data

TL;DR: In this paper, an apparatus, system, and method for managing eviction of data is described. But the storage operations are associated with storage operations between a host and a backing storage device.
Patent

Systems and methods for a de-duplication cache

TL;DR: In this paper, a de-duplication cache is configured to cache data for access by a plurality of different storage clients, such as virtual machines, and metadata pertaining to the contents of the cache may be persisted and/or transferred with respective storage clients.
Patent

Apparatus, system, and method for caching data on a solid-state storage device

TL;DR: In this paper, an apparatus, system, and method are disclosed for an caching data using a solid-state storage device, where metadata indicates what data in the cache is valid, as well as information about what data from the nonvolatile cache has been stored in the backing store.
Patent

Apparatus, system, and method for destaging cached data

TL;DR: In this paper, an apparatus, system, and method are disclosed for destaging cached data in a nonvolatile solid-state storage device (NVS) with a cache controller.
References
More filters
Patent

Method for detecting information bits processed by concatenated block codes

TL;DR: In this paper, the transmitted bits are coded according to the product of at least two systematic block codes, and an iterative decoding is applied in order to determine, at each code word search step, a data matrix and a decision matrix which are used for the following step.
Patent

Process for transmitting information bits with error correction coding, coder and decoder for the implementation of this process

TL;DR: In this article, the bits transmitted are coded according to the product of at least two systematic block codes, and the coding and decoding circuits are rendered programmable by a shortening technique allowing selection of the number k-X of non-redundant information bits per block to be coded.
Patent

Frame control encoder/decoder for robust OFDM frame transmissions

TL;DR: In this article, an encoder/decoder scheme for robust transmission of PHY layer frame control information in OFDM frames is proposed, where a product encoder (100) is used to form a product code block/matrix that is based on a hamming code codeword set having properties of symmetry.
Patent

Turbo product code decoder

Eric Hewitt
TL;DR: In this article, a turbo product code decoder for decoding multi-dimensional coding schemes is presented. But the decoder is configured for receiving soft decision values, and the soft difference values from each axis-iteration are then summed with the original soft decision value in decoding each of the other axis.