Patent
Suppressing branch prediction updates upon repeated execution of an aborted transaction until forward progress is made
Reads0
Chats0
TLDR
In this article, branch prediction is suppressed for branch instructions executing in a transaction of a transactional memory (TM) environment in transactions that are re-executions of previously aborted transactions, which is a technique that we use in our work.Abstract:
Branch prediction is suppressed for branch instructions executing in a transaction of a transactional memory (TM) environment in transactions that are re-executions of previously aborted transactions.read more
References
More filters
Patent
Polypeptides having cellulolytic enhancing activity and polynucleotides encoding same
TL;DR: In this article, isolated polypeptides having cellulolytic enhancing activity and isolated polynucleotides encoding the polyptides have been described, which relates to nucleic acid constructs, vectors, and host cells comprising the polyn nucleotides as well as methods of producing and using the poly peptides.
Proceedings ArticleDOI
Transactional Memory Architecture and Implementation for IBM System Z
TL;DR: The implementation in the IBM zEnterprise EC12 (zEC12) microprocessor generation, focusing on how transactional memory can be embedded into the existing cache design and multiprocessor shared-memory infrastructure, is described.
Journal ArticleDOI
IBM system z10 processor cache subsystem microarchitecture
TL;DR: To address the latency scaling problem and the increased demand of the larger 80-way SMP size, the z10 processor cache subsystem introduces new innovative concepts and solutions.
Patent
Method and System for Reducing Abort Rates in Speculative Lock Elision using Contention Management Mechanisms
TL;DR: In this article, speculative execution hardware may send a hardware interrupt signal to notify software components of a speculative execution event (e.g., abort), and software components may respond by implementing concurrency-throttling mechanisms and/or by determining a mode of execution for a given section and communicating that determination to the hardware speculative execution mechanisms, e.g. by writing it into a lock predictor cache.
Patent
Hardware transactional memory acceleration through multiple failure recovery
TL;DR: In this paper, the authors describe a processor that transactionally executes instructions from a protected section of program code and then encounters a transactional failure condition while transactionally executing the instructions from the protected section.