C
Chi-Chun Huang
Researcher at National Sun Yat-sen University
Publications - 23
Citations - 332
Chi-Chun Huang is an academic researcher from National Sun Yat-sen University. The author has contributed to research in topics: CMOS & Pressure sensor. The author has an hindex of 11, co-authored 23 publications receiving 317 citations. Previous affiliations of Chi-Chun Huang include Sun Yat-sen University.
Papers
More filters
Journal ArticleDOI
A Mini-Invasive Long-Term Bladder Urine Pressure Measurement ASIC and System
Chua-Chin Wang,Chi-Chun Huang,Jian-Sing Liou,Yan-Jhin Ciou,I-Yu Huang,Chih-Peng Li,Yung-Chin Lee,Weng-Jeng Wu +7 more
TL;DR: A mini-invasive system for long-term bladder urine pressure measurement system is presented, which not only is the design cost reduced, but also the reliability is enhanced by using a 1-atm canceling sensing instrumentation amplifier (IA).
Journal ArticleDOI
A Self-Disabled Sensing Technique for Content-Addressable Memories
TL;DR: A low-power content-addressable memory (CAM) using a differential match line (ML) sense amplifier is proposed in this work and the proposed self-disabled sensing technique can choke the charge current fed into the ML right after the matching comparison is generated.
Journal ArticleDOI
All-MOS ASK Demodulator for Low-Frequency Applications
TL;DR: A miniature amplitude-shift-keying (ASK) demodulator without any passive elements, i.e., R or C, for low-frequency applications is presented in the paper.
Journal ArticleDOI
ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network
TL;DR: This paper presents an architecture as well as circuit implementation of a ZigBee modulator/demodulator in the transceiver for personal area network, which is compliant with the physical layer of IEEE standard 802.15.4.
Journal ArticleDOI
A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic
TL;DR: A high speed and low power 8-bit carry-lookahead adder using two-phase modified dual-threshold voltage (dual-Vt) domino logic blocks which are arranged in a programmable logical array-like design style with pipelining is presented.