F
Faouzi Nasri
Researcher at University of Monastir
Publications - 33
Citations - 306
Faouzi Nasri is an academic researcher from University of Monastir. The author has contributed to research in topics: Thermal conduction & MOSFET. The author has an hindex of 11, co-authored 22 publications receiving 212 citations.
Papers
More filters
Journal ArticleDOI
Modeling Thermal Performance of Nano-GNRFET Transistors Using Ballistic-Diffusive Equation
Houssemeddine Rezgui,Faouzi Nasri,Mohamed Fadhel Ben Aissa,Hafedh Belmabrouk,Amen Allah Guizani +4 more
TL;DR: In this paper, a modified ballistic-diffusive equation model (BDE) was proposed to explore the phonon transport in GNRFET transistors and the effect of the channel length on thermal characteristics.
Journal ArticleDOI
3D thermal conduction in a nanoscale Tri-Gate MOSFET based on single-phase-lag model
TL;DR: In this article, a 3D single-phase-lag (SPL) model was proposed to predict the phonon transport in a 10 nm 3D MOSFET and a 10nm Tri-Gate SOI-MOSFT, and the results revealed that the increase of the wall number leads to a decrease of the temperature field in the Tri-gate structures.
Journal ArticleDOI
Investigation of Self-Heating Effects in a 10-nm SOI-MOSFET With an Insulator Region Using Electrothermal Modeling
TL;DR: In this paper, an electrothermal model based on a dual-phase-lag model coupled with a second-order temperature-jump boundary condition and drift-diffusion (D-D) model has been elaborated.
Journal ArticleDOI
Effect of second-order temperature jump in Metal-Oxide-Semiconductor Field Effect Transistor with Dual-Phase-Lag model
TL;DR: The present numerical investigation is concerned with the role of second-order temperature jump in a horizontal planar micro-channel heat transfer and solves numerically Dual-Phase-Lag model in a two dimensional configuration coupled with a new jump boundary condition.
Journal ArticleDOI
Nonlinear Electrothermal Model for Investigation of Heat Transfer Process in a 22-nm FD-SOI MOSFET
TL;DR: In this paper, the role of the spacer between source, drain, and gate of the MOS transistor for the increasing of the temperature was investigated, and an electrothermal model based on nonlinear SPL equation coupled with an electric model was investigated.