G
Gyung-Su Byun
Researcher at Inha University
Publications - 67
Citations - 631
Gyung-Su Byun is an academic researcher from Inha University. The author has contributed to research in topics: CMOS & Baseband. The author has an hindex of 14, co-authored 66 publications receiving 593 citations. Previous affiliations of Gyung-Su Byun include University of California, Los Angeles & University of West Virginia.
Papers
More filters
Patent
Semiconductor device including duty cycle correction circuit
TL;DR: In this paper, a duty cycle correction (DCC) circuit detects a process variation and controls respective slew rates of the first and second clock signals based on the detected process variation.
Journal ArticleDOI
A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM with on-die termination and off-chip driver calibration
Changsik Yoo,Kye-Hyun Kyung,Gab-Soo Han,Kyu-Nam Lim,Lee Hyung-Kweon,Jun-Wan Chai,N.-W. Heo,Gyung-Su Byun,Duk-Min Lee,Hyun-su Choi,Hyoung-Chul Choi,Chun-Sup Kim,Sung-Yong Cho +12 more
TL;DR: A 1.8 V 700 Mb/s/pin 512 Mb DDR-II SDRAM is JEDEC standard compliant and with the hierarchical I/O line and local sensing, t/sub AA/ /t/ sub RCD//t/sub RP/ of 3/3/3 at 533 Mb/S is achieved in the design.
Journal ArticleDOI
An Energy-Efficient and High-Speed Mobile Memory I/O Interface Using Simultaneous Bi-Directional Dual (Base+RF)-Band Signaling
TL;DR: The proposed amplitude shift keying (ASK) modulator/demodulator with on-chip band-selective transformer obviates a power hungry pre-emphasis and equalization circuitry, revealing a low-power, compact and standard mobile memory-compatible solution.
Journal ArticleDOI
A 20-gb/s 256-mb DRAM with an inductorless quadrature PLL and a cascaded pre-emphasis transmitter
Kyu-hyoun Kim,Young-Soo Sohn,Chan-Kyoung Kim,Dong-Jin Lee,Gyung-Su Byun,Hoon Lee,Jae-Hyoung Lee,Jung Sunwoo,Jung-Hwan Choi,Jun-Wan Chai,Chang-Hyun Kim,Soo-In Cho +11 more
TL;DR: In this article, a 20Gb/s 256-Mb DRAM with the proposed PLL and transmitter schemes has been designed and fabricated using an 80-nm CMOS process.
Proceedings ArticleDOI
The DIMM tree architecture: A high bandwidth and scalable memory system
Kanit Therdsteerasukdi,Gyung-Su Byun,Jeremy Ir,Glenn Reinman,Jason Cong,Mau-Chung Frank Chang +5 more
TL;DR: The DIMM tree architecture for better scalability by connecting the DIMMs as a tree is proposed and Multiband Radio Frequency Interconnect (MRF-I) is proposed for even greater scalability and higher throughput.