scispace - formally typeset
H

Heinrich Meyr

Researcher at RWTH Aachen University

Publications -  326
Citations -  12415

Heinrich Meyr is an academic researcher from RWTH Aachen University. The author has contributed to research in topics: Fading & Instruction set. The author has an hindex of 51, co-authored 326 publications receiving 12170 citations. Previous affiliations of Heinrich Meyr include Synopsys & École Normale Supérieure.

Papers
More filters
Dissertation

Modeling embedded processors and generating fast simulators using the machine description language LISA

Stefan Pees, +1 more
TL;DR: In this paper, the authors present an overview of the challenges of data collection and data collection, and propose a solution to the problem of data aggregation and aggregation.1. Introduction 1
Posted Content

On Complexity, Energy- and Implementation-Efficiency of Channel Decoders

TL;DR: An exploration approach is presented, which permit an appropriate benchmarking of implementation efficiency, communications performance, and flexibility trade-offs and shows that design space exploration should result in various efficiency evaluations rather than a single snapshot metric.
Journal ArticleDOI

Analytical and Simulation-based Design Space Exploration of Software Defined Radios

TL;DR: A novel design space exploration framework for particular early development stages that seamlessly integrates into an electronic system level (ESL) based simulation framework and allows for a smooth transition from pure mathematical analysis to the simulation of the final implementation.
Proceedings ArticleDOI

Receive-filtering for GSM receivers in interference limited environments

TL;DR: This paper addresses performance analysis and optimization of receive filters in a GSM system using an MLSE detection algorithm and derives a performance measure which depends on the interfering signals and the receiver filter characteristics.
Proceedings Article

A 40Mbit/s Soft-Output Viterbi Decoder

TL;DR: This paper presents the first high speed VLSI implementation of the soft output Viterbi algorithm, a low complexity soft output algorithm, and shows with the design that transmission schemes using soft output decoding can be considered practical even at very high throughput.