scispace - formally typeset
K

Khaled Hasnat

Researcher at University of Texas at Austin

Publications -  5
Citations -  134

Khaled Hasnat is an academic researcher from University of Texas at Austin. The author has contributed to research in topics: AND gate & Quantum tunnelling. The author has an hindex of 3, co-authored 5 publications receiving 128 citations.

Papers
More filters
Journal ArticleDOI

A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET's

TL;DR: An energy parameterized pseudo-lucky electron model for simulation of gate current in submicron MOSFET's is presented in this paper, which uses hydrodynamic equations to describe more correctly the carrier energy dependence of the gate injection phenomenon.
Journal ArticleDOI

Thermionic emission model of electron gate current in submicron NMOSFETs

TL;DR: In this article, a thermionic emission model based on a non-Maxwellian electron energy distribution function for the electron gate current in NMOSFET's is described, which uses hydrodynamic equations to describe more correctly the electron transport and gate injection phenomena in submicron devices.
Journal ArticleDOI

Two-dimensional energy-dependent models for the simulation of substrate current in submicron MOSFET's

TL;DR: In this article, two-dimensional energy-dependent substrate current models are described for NMOS and PMOS devices that have been developed using a multi-contour approach, which offer a significant improvement in the calculation of substrate current due to a more accurate calculation of the average energy as compared to the local-field model.
Proceedings ArticleDOI

Manufacturing sensitivity analysis of a 0.18-micron NMOSFET

TL;DR: In this paper, the sensitivity of eight key device electrical characteristics (responses) of a 0.18 micrometers NMOSFET to the anticipated manufacturing variations in its structural and doping parameters (inputs).
Proceedings ArticleDOI

Analysis and design considerations for manufacturable and reliable 0.18-micron N-MOSFETs

TL;DR: In this paper, the authors present a design methodology and an analysis investigating the design approaches and the trade-offs for simultaneously obtaining high performance, reliable, and manufacturable 0.18 micron n-channel MOSFETs.