L
Lowisa Hanning
Researcher at Chalmers University of Technology
Publications - 4
Citations - 5
Lowisa Hanning is an academic researcher from Chalmers University of Technology. The author has contributed to research in topics: Noise figure & Biasing. The author has an hindex of 1, co-authored 4 publications receiving 3 citations.
Papers
More filters
Proceedings ArticleDOI
Optimizing the Signal-to-Noise and Distortion Ratio of a GaN LNA using Dynamic Bias
TL;DR: In this paper, the authors derived the signal-to-noise and distortion ratio (SNDR) for low noise amplifiers (LNA) from the commonly specified parameters noise figure, gain, third order output intercept point and 1 dB compression point.
Dissertation
Pulse shaping of radar transmitters - Compensation of memory effects through digital pre-distortion
TL;DR: This thesis evaluates the possibilities to use an iterative learning control scheme (ILC) to improve the shape of the pulse and found that the oscillating transient was not possible to fully compensate for whereas the decaying behaviour was eliminated.
Journal ArticleDOI
Analysis of Lateral Thermal Coupling for GaN MMIC Technologies
Johan Bremer,Johan Bergsten,Lowisa Hanning,Torbjorn M.J. Nilsson,Niklas Rorsman,Sebastian Gustafsson,Axel Martin Eriksson,Mattias Thorsell +7 more
TL;DR: In this paper, the lateral heat propagation in an AlGaN/GaN heterostructure grown on a silicon carbide substrate was investigated using a temperature sensor that utilizes the temperature-dependent $I$ − $V$ characteristic of a semiconductor resistor, making it suitable for integration in GaN monolithic microwave integrated circuit technologies.
Proceedings ArticleDOI
Compensation of Performance Degradation due to Thermal Effects in GaN LNA Using Dynamic Bias
TL;DR: In this paper, the authors investigated the possibility of using a dynamic bias control scheme for a low noise amplifier to compensate for performance degradation due to thermal effects and found that the performance, in terms of gain, linearity and noise, degraded at elevated chip temperatures.