M
Megan Wachs
Researcher at Cryptography Research
Publications - 26
Citations - 1123
Megan Wachs is an academic researcher from Cryptography Research. The author has contributed to research in topics: Chip & Logic gate. The author has an hindex of 12, co-authored 26 publications receiving 1042 citations. Previous affiliations of Megan Wachs include Stanford University.
Papers
More filters
Proceedings ArticleDOI
Understanding sources of inefficiency in general-purpose chips
Rehan Hameed,Wajahat Qadeer,Megan Wachs,Omid Azizi,Alex Solomatnikov,Benjamin C. Lee,Stephen Richardson,Christos Kozyrakis,Mark Horowitz +8 more
TL;DR: The sources of these performance and energy overheads in general-purpose processing systems are explored by quantifying the overheads of a 720p HD H.264 encoder running on a general- Purpose CMP system and exploring methods to eliminate these overheads by transforming the CPU into a specialized system for H. 264 encoding.
Journal ArticleDOI
Long-term modification of cortical synapses improves sensory perception
Robert C. Froemke,Ioana Carcea,Ioana Carcea,Alison J. Barker,Kexin Yuan,Bryan A. Seybold,Ana Raquel O. Martins,Natalya Zaika,Hannah L. Bernstein,Megan Wachs,Philip Levis,Daniel B. Polley,Michael M. Merzenich,Christoph E. Schreiner +13 more
TL;DR: Modification of cortical inputs leads to wide-scale synaptic changes, which are related to improved sensory perception and enhanced behavioral performance, and these changes were approximately balanced across individual receptive fields.
Journal ArticleDOI
Rethinking Digital Design: Why Design Must Change
Ofer Shacham,Omid Azizi,Megan Wachs,Wajahat Qadeer,Zain Asgar,Kyle Kelley,John P. Stevenson,Stephen Richardson,Mark Horowitz,Benjamin C. Lee,Alex Solomatnikov,Amin Firoozshahian +11 more
TL;DR: Domain-specific chip generators are templates that codify designer knowledge and design trade-offs to create different application-optimized chips to reduce design costs.
Proceedings ArticleDOI
Visibility: a new metric for protocol design
TL;DR: A quantitative visibility metric to evaluate and compare protocols, where visibility is defined as the energy cost of diagnosing the cause of a behavior in a protocol.
Book ChapterDOI
Gate-Level Masking under a Path-Based Leakage Metric
TL;DR: This paper presents a new technique for gate-level masking that is free of glitches and early propagation, yet requires only cell-level "don't touch" constraints, and can be implemented in a typical FPGA or standard cell ASIC design flow.