S
Shinji Kimura
Researcher at Waseda University
Publications - 103
Citations - 667
Shinji Kimura is an academic researcher from Waseda University. The author has contributed to research in topics: Clock gating & Adder. The author has an hindex of 13, co-authored 98 publications receiving 552 citations. Previous affiliations of Shinji Kimura include Nara Institute of Science and Technology & Yamagata University.
Papers
More filters
Journal ArticleDOI
Approximate DCT Design for Video Encoding Based on Novel Truncation Scheme
TL;DR: The experimental results show that at most 32% area consumption and 60% power consumption can be reduced compared with the originally accurate DCT, while the compression efficiency loss caused by the DCT approximation is negligible for High Efficiency Video Coding.
Proceedings ArticleDOI
Low-Cost Approximate Multiplier Design using Probability-Driven Inexact Compressors
TL;DR: The proposed approximate multiplier design has a better accuracy-performance trade-off than other designs and the efficiency of approximate multipliers is assessed in an image processing application.
Proceedings ArticleDOI
CNN-MERP: An FPGA-based memory-efficient reconfigurable processor for forward and backward propagation of convolutional neural networks
TL;DR: In this paper, the authors proposed a 2-level reconfigurable memory hierarchy to reduce the bandwidth requirements from multiple optimizations including on/off-chip data allocation, data flow optimization and data reuse.
Journal ArticleDOI
An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design
Dajiang Zhou,Shihao Wang,Heming Sun,Jianbin Zhou,Jiayi Zhu,Yijin Zhao,Jinjia Zhou,Shuping Zhang,Shinji Kimura,Takeshi Yoshimura,Satoshi Goto +10 more
TL;DR: An HEVC decoder chip featuring a system pipeline that works at a nonunified and variable granularity and saves on-chip memory with a novel block-in-block-out queue system and a parameter delivery network, while allowing overhead-free and fully pipelined operation of the processing components is presented.
Proceedings ArticleDOI
Waiting false path analysis of sequential logic circuits for performance optimization
TL;DR: A new class of false path is introduced, which is sensitizable but does not affect the decision of the clock period, and is called waiting false paths, which correspond to multi cycle operations controlled by wait states.