scispace - formally typeset
V

Vishal Saxena

Researcher at University of Delaware

Publications -  84
Citations -  1116

Vishal Saxena is an academic researcher from University of Delaware. The author has contributed to research in topics: CMOS & Neuromorphic engineering. The author has an hindex of 17, co-authored 83 publications receiving 881 citations. Previous affiliations of Vishal Saxena include University of Idaho & Boise State University.

Papers
More filters
Journal ArticleDOI

A CMOS Spiking Neuron for Brain-Inspired Neural Networks With Resistive Synapses and In Situ Learning

TL;DR: A novel leaky integrate-and-fire neuron design that implements the dual-mode operation of current integration and synaptic drive, with a single operational amplifier (opamp) and enables in situ learning with crossbar resistive synapses is presented.
Journal ArticleDOI

A CMOS Spiking Neuron for Brain-Inspired Neural Networks with Resistive Synapses and In-Situ Learning

TL;DR: In this paper, a leaky integrate-and-fire neuron design was proposed to enable in-situ learning with crossbar resistive synapses, and the proposed design was implemented in a 0.18$m CMOS technology.
Journal ArticleDOI

Homogeneous Spiking Neuromorphic System for Real-World Pattern Recognition

TL;DR: In this paper, the authors proposed a hardware architecture that can feature a large number of memristor synapses to learn real-world patterns, and demonstrated handwritten-digits recognition using the proposed architecture using transistor-level circuit simulations.
Proceedings ArticleDOI

Compensation of CMOS op-amps using split-length transistors

TL;DR: Theoretical and experimental results for op-amp compensation using split-length transistors are presented in this paper, which indicate substantial enhancements in speed while reducing power consumption and layout area, and these techniques can be used to compensate op-amps when using small supply voltage.
Proceedings ArticleDOI

Indirect feedback compensation of CMOS op-amps

TL;DR: The indirect feedback compensation technique results in much faster and low power op-amps, significant reduction in the layout size and better power supply noise rejection.