W
Werner Weber
Researcher at Infineon Technologies
Publications - 119
Citations - 2851
Werner Weber is an academic researcher from Infineon Technologies. The author has contributed to research in topics: Transistor & Amplifier. The author has an hindex of 20, co-authored 119 publications receiving 2782 citations. Previous affiliations of Werner Weber include Qimonda & Siemens.
Papers
More filters
Patent
Magnetoresistive memory and method for reading out from the same
TL;DR: In this article, a magnetoresistive memory with a first pole connected to a reference voltage source (U5) and a second pole connecting to a second voltage source is described.
Patent
Arrangement used in the manufacture of matrix displays comprises a substrate having a recess, and a chip provided in the recess with a layer formed on the peripheral surface of the recess and/or chip
TL;DR: In this paper, the authors describe an arrangement in which consists of a substrate having at least one recess and at least a chip provided in the recess, and a layer formed in such a way that an attraction produced on placing the chip in the hole is amplified between the chip and the recess.
Patent
MEMS devices and methods of manufacture thereof
TL;DR: In this paper, the authors described the fabrication of microelectromechanical system (MEMS) devices and the methods of manufacture of such devices, and their fabrication and fabrication.
Patent
Processor array arrangement controlled by control computer
Thomas Sturm,Rupert Glaser,Christl Lauterbach,Annelie Dr. Stöhr,Werner Weber,Frank Dr. Schliep +5 more
TL;DR: A processor arrangement having a plurality of processor units and a control computer is described in this paper, where each of the processor units is connected to at least one adjacent processor unit and has one control element and one communications interface for providing a data communications link with an adjacent processor units.
Patent
Device for weighting the cell resistances in a magnetoresistive memory
Roland Thewes,Werner Weber +1 more
TL;DR: In this paper, the authors proposed a weighting circuit for an MRAM, in interaction with two adjacent reference cells, providing a simple means for substantially improving the weighting accuracy.