Journal ArticleDOI
Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization
TLDR
This paper presents a discrete particle swarm optimization (PSO)-based strategy to map applications on both 2-D and 3-D mesh-connected Networks-on-Chip, and its results are superior to those from reported techniques.Abstract:
This paper presents a discrete particle swarm optimization (PSO)-based strategy to map applications on both 2-D and 3-D mesh-connected Networks-on-Chip The basic PSO formulation has been augmented by: 1) running multiple PSOs and 2) deterministically generating a part of the initial population for PSO The mapping results, in terms of the overall communication metric, have been compared with well-known techniques reported in the literature and also with exact methods built around integer linear programming (ILP) Our PSO-based results are superior to those from reported techniques For smaller benchmarks, the results obtained are same as those corresponding to the ILP formulation, establishing the quality of the solution strategyread more
Citations
More filters
Journal ArticleDOI
Adaptive state feedback speed controller for PMSM based on Artificial Bee Colony algorithm
TL;DR: Simulation and experimental studies confirm that adaptive SFC based on ABC noticeably improves control performance in comparison to a non-adaptive one.
Book
Network-on-Chip: The Next Generation of System-on-Chip Integration
TL;DR: System-on-Chip Integration and Its Challenges SoC to Network-on -Chip: A Paradigm Shift Research Issues in NoC Development Existing NoC Examples Summary References Interconnection Networks in Network- on-Chip Introduction Network Topologies Switching Techniques Routing Strategies Flow Control Protocol Quality-of-Service Support NI Module Summary References Architecture Design of Network- On-Chip.
Journal ArticleDOI
Extending Kernighan–Lin partitioning heuristic for application mapping onto Network-on-Chip
TL;DR: The basic Kernighan–Lin graph bi-partitioning algorithm for partitioning core graphs of applications to be designed using Network-on-Chip (NoC) concept is extended and significant improvement in both static and dynamic performances could be observed.
Journal ArticleDOI
Design and evaluation of ZMesh topology for on-chip interconnection networks
TL;DR: Evaluation of ZMesh for multicast kind of traffic using a proposed multicast routing algorithm shows improvement in link energy consumption by up to 55%, for the considered scenarios, as compared to unicast-based unicast routing.
Journal ArticleDOI
Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design
TL;DR: A strategy to increase the thermal safety of NoC-based systems by a graceful decrease in communication cost and an Integer Linear Programming (ILP) formulation to deal with the problem is proposed.
References
More filters
Proceedings ArticleDOI
Particle swarm optimization
TL;DR: A concept for the optimization of nonlinear functions using particle swarm methodology is introduced, and the evolution of several paradigms is outlined, and an implementation of one of the paradigm is discussed.
Journal ArticleDOI
Networks on chips: a new SoC paradigm
Luca Benini,G. De Micheli +1 more
TL;DR: Focusing on using probabilistic metrics such as average values or variance to quantify design objectives such as performance and power will lead to a major change in SoC design methodologies.
Proceedings ArticleDOI
Route packets, not wires: on-chip interconnection networks
William J. Dally,Brian Towles +1 more
TL;DR: This paper introduces the concept of on-chip networks, sketches a simple network, and discusses some challenges in the architecture and design of these networks.
TGFF: task graphs for free
TL;DR: A user-controllable, general-purpose, pseudorandom task graph generator called Task Graphs For Free, which has the ability to generate independent tasks as well as task sets which are composed of partially ordered task graphs.
Proceedings ArticleDOI
Bandwidth-constrained mapping of cores onto NoC architectures
Srinivasan Murali,G. De Micheli +1 more
TL;DR: NMAP is presented, a fast algorithm that maps the cores onto a mesh NoC architecture under bandwidth constraints, minimizing the average communication delay, and the NMAP algorithm is presented for both single minimum-path routing and split-traffic routing.
Related Papers (5)
A survey on application mapping strategies for Network-on-Chip design
Bandwidth-constrained mapping of cores onto NoC architectures
Srinivasan Murali,G. De Micheli +1 more
Energy- and performance-aware mapping for regular NoC architectures
Jingcao Hu,Radu Marculescu +1 more